Coupling of a reconfigurable architecture and a multithreaded processor core with integrated real-time scheduling

20th International Parallel and Distributed Processing Symposium, IPDPS 2006

Volumn 2006, Issue , 2006, Pages

  Uhrig, Sascha ^a   Maier, Stefan ^a   Kuzmanov, Georgi ^b   Ungerer, Theo ^a  

^a UNIVERSITY OF AUGSBURG   (Germany)

^b DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

Multithreading; Real time scheduling; Reconfigurable architecture

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER HARDWARE; CONSTRAINT THEORY; INTERFACES (COMPUTER); REAL TIME SYSTEMS; SOFTWARE ENGINEERING;

CARCORE; MULTITHREADING; REAL TIME SCHEDULING; RECONFIGURABLE ARCHITECTURE;

COMPUTER ARCHITECTURE;

EID: 33847122203     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2006.1639471     Document Type: Conference Paper

References (9)

1. K. Compton and S. Hauck. Reconfigurable Computing: A Survey of Systems and Software. ACM Computing Surveys, 34(2): 171-210, June 2002.
2. S. Hauck, T. Fry, M. Hosler, and J. Kao. The Chimaera Reconfigurable Functional Unit. In IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 1997), pages 87-96, 1997.
3. J. Hauser and J. Wawrzynek. Garp: a MIPS processor with a reconfigurable coprocessor. In IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 1997), pages 12-, 1997.
4. Infineon Technologies AG, München. TriCore 1 Architecture. Manual, Sept. 2002. Version 1.3.3.
5. A. Lodi, M. Toma, F. Campi, A. Cappelli, R. Canegallo, and R. Guerrieri. A VLIW Processor With Reconfigurable Instruction Set for Embedded Applications. IEEE Journal of Solid-State Circuits, 38(11), Nov. 2003.
6. S. Maier. Reconfigurable Extension for Car-Core. Technical Report 2005-17, Institute of Computer Science, University of Augsburg, 2005.
7. R. Razdan and M. D. Smith. A High-Performance Microarchitecture with Hardware-Programmable Functional Units. In Proceedings of the 27th Annual International Symposium on Microarchitecture, pages 172-80, 1994.
8. S. Uhrig, S. Maier, and T. Ungerer. Toward a processor core for real-time capable autonomic systems. In IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2005, Athen, Greece, 2005.
9. S. Vassiliadis, S. Wong, and S. D. Cotofana. The MOLEN ρμ-coded Processor. In in 11th International Conference on Field-Programmable Logic and Applications (FPL), Springer-Verlag Lecture Notes in Computer Science (LNCS) Vol. 2147, pages 275-285, August 2001.