Parasitic-aware analytical modeling of fully integrated switchable narrow-band CMOS low noise amplifiers

IEEE Wireless and Microwave Technology Conference, WAMICON 2006

Volumn , Issue , 2006, Pages

  Ragheb, Tamer ^a   Nejati, Hamid ^a   Nieuwoudt, Arthur ^a   Massoud, Yehia ^a  

^a Rice University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); AUDIO FREQUENCY AMPLIFIERS; CELLULAR TELEPHONE SYSTEMS; ELECTRIC NETWORK ANALYSIS; FREQUENCY BANDS; LOCAL AREA NETWORKS; MICROWAVE DEVICES; MICROWAVES; RADIO FREQUENCY AMPLIFIERS; SENSITIVITY ANALYSIS; SPACE RESEARCH; SPECIFICATIONS; STANDARDS; TUNING; WIRELESS LOCAL AREA NETWORKS (WLAN);

900 MHZ; ANALYTICAL MODELING; AUTOMATED DESIGN METHODOLOGY; CMOS LOW NOISE AMPLIFIER (LNA); DESIGN SPACE EXPLORATION (DSE); DIFFERENT FREQUENCIES; ESD-PROTECTION; FULLY INTEGRATED; IMPEDANCE MATCHING; MICROWAVE TECHNOLOGY; MODELING METHODOLOGIES; MULTIBAND WIRELESS SYSTEMS; NARROW BANDS; ORDERS-OF-MAGNITUDE; PARASITICS; PASSIVE COMPONENTS; PASSIVE ELEMENTS; SIMULATION RESULTS; SWITCHABLE; WLAN STANDARDS;

LOW NOISE AMPLIFIERS;

EID: 48749108012     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/WAMICON.2006.351915     Document Type: Conference Paper

References (13)

1. W.-S. Wuen and K.-A. Wen, "Dual-band Switchable Low Noise Amplifier for 5-GHz Wireless LNA Radio Receivers," in Proc. of IEEE Midwest Symp. Circuits Systems, 2002.
2. H. Hashemi and A. Hajimiri, "Concurrent Multiband Low-Noise Amplifiers - theory, design and applications," IEEE Trans. Microw. Theory Tech., 2002.
3. L.-H. Lu, H.-H. Hsieh and Y.-S. Wang, "A Compact 2.4/5.2-GHz CMOS Dual-Band Low-Noise Amplifier," IEEE Microwave and Wireless Components letters, 2005.
4. C.-S. Wang, W.-C. Li and C.-K. Wang, "A Multi-Band Multi-Standard RF Front-End For IEEE 802.16a and IEEE 802.11a/b/g Applications," Proc. of International Symposium on Circuits and Systems, 2005.
5. A. Nieuwoudt and Y. Massoud, "Multi-level Approach for Integrated Spiral Inductor Optimization," in Proc. of IEEE DAC, June 2005.
6. A. Nieuwoudt and Y. Massoud, "Optimizing the Design of Tunable Spiral Inductors for On-Chip Wireless Applications," in to appear in Proceedings of the IEEE Wireless and Microwave Technology Conference, WAMICON 06, December 2006.
7. D. Shaeffer and T. Lee, "A 1.5-V, 1.5-Ghz CMOS Low Noise Amplifier," IEEE Journal of Solid-State Circuits, May 1997.
8. J. Chen and B. Shi, "Impact of Intrinsic Channel Resistance on Noise Performance of CMOS LNA," IEEE Electron Device Letters, January 2002.
9. V. Govind et al., "Design of Integrated Low Noise Amplifiers (LNA) Using Embedded Passives in Organic Substrates," IEEE Transactions on Advanced Packaging, February 2004.
10. P. Andreani et al., "Noise Optimization of an Inductively Degenerated CMOS Low Noise Amplifier," IEEE TCAS - II, September 2001.
11. A. Nieuwoudt et al., "Efficient Analytical Modeling Techniques for Rapid Integrated Spiral Inductor Prototyping," in Proc. of IEEE Custom Integrated Circuits Conference, September 2005.
12. H.-Y. Tsui and J. Lau, "SPICE Simulation and Tradeoffs of CMOS LNA Performance with Source-Degeneration Inductor," IEEE Transactions on Circuits and Systems - II, January 2000.
13. A. Scholten and et.al, "Noise Modeling for RF CMOS Circuit Simulation," Trans. on Electron Devices, March 2003.