Variation-tolerant motion estimation architecture

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn , Issue , 2007, Pages 126-131

  Varatkar, Girish V ^a   Shanbhag, Naresh R ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

Error resiliency; Process variation

Indexed keywords

ERROR RESILIENCY; POWER REDUCTIONS; PROCESS TECHNOLOGIES; PROCESS VARIATION; SIGNAL-TO-NOISE RATIOS;

ARCHITECTURE; ENERGY EFFICIENCY; SIGNAL PROCESSING; SIGNAL TO NOISE RATIO; TECHNICAL PRESENTATIONS;

MOTION ESTIMATION;

EID: 47949116748     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIPS.2007.4387531     Document Type: Conference Paper

References (12)

1. P. Kuhn, Algorithms, complexity analysis and VLSI architectures for MPEG-4 motion estimation, Kluwer Academic Publishers, Boston 1999.
2. R. Richmond II, et. al., "A low-power motion estimation block for low bit-rate wireless video," in ISLPED, 2001.
3. X. Tang, et. al., "Intrinsic MOSFET parameter fluctuations due to random dopant placement," IEEE Trans. on VLSI Systems, vol. 5 pp. 369-376, December 1997.
4. J. W. Tschanz, et. al., "Adaptive Body Bias for Reducing Impact of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage," IEEE Journal of Solid-state Circuits, Vol. 37, Nov. 2002.
5. T. Chen, and S. Naffziger, "Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation," IEEE Trans. VLSI, vol. 11, Oct. 2003.
6. http://public.itrs.net.
7. S. Borkar et. al., "Parameter variations and impact on circuits and microarchitecture," in Proc. of DAC, 2003.
8. R. Hegde, and N. R. Shanbhag, "Soft digital signal processing," IEEE Trans. on VLSI, vol. 9 Dec. 2001.
9. G. Varatkar, and N. R. Shanbhag, "Energy-efficient motion estimation using error-tolerance," in Proc. of ISLPED, October 2006.
10. T. Koga, "Motion compensated interframe coding for video conferencing," in Proc. NTC, 1981, Ch. 9.6.1-9.6.5.
11. K. A. Bowman, et. al., "Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration," IEEE Journal of Solid-state Circuits, Vol. 37, Feb. 2002.
12. IBM process design manual, May 2004.