Addressing cache/memory overheads in enterprise java CMP servers

Proceedings of the 2007 IEEE International Symposium on Workload Characterization, IISWC

Volumn , Issue , 2007, Pages 66-75

  Shiv, Kumar ^a   Iyer, Ravi ^a   Bhat, Mahesh ^a   Illikkal, Ramesh ^a   Jones, Michael ^a   Makineni, Srihari ^a   Domer, Jason ^a   Newell, Don ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARSENIC COMPOUNDS; CODES (SYMBOLS); COMPUTER PROGRAMMING LANGUAGES; CURVE FITTING; DATA STORAGE EQUIPMENT; INDUSTRIAL MANAGEMENT; JAVA PROGRAMMING LANGUAGE; NANOTECHNOLOGY; OPTIMIZATION; REFUSE COLLECTION; REFUSE DISPOSAL; SERVERS; TECHNICAL PRESENTATIONS; WASTE DISPOSAL;

CHIP MULTI PROCESSOR (CMP); CMP ARCHITECTURES; DUAL CORES; EVOLUTION (CO); GARBAGE COLLECTION (GC); INTERNATIONAL SYMPOSIUM; JAVA SERVERS; JAVA WORKLOADS; MAINSTREAM (MS); MEMORY ARCHITECTURE(MA); MEMORY SUB SYSTEMS; OBJECT ALLOCATION; PERFORMANCE POTENTIALS; THREE DIMENSIONS; TRACE-DRIVEN SIMULATIONS; WORKLOAD CHARACTERIZATION;

CACHE MEMORY;

EID: 47349109310     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IISWC.2007.4362182     Document Type: Conference Paper

References (25)

1. AMD Inc., "AMD Multi-core Processors," http://multicore.amd. com/en/
2. Azul Compute Appliance," Azul Systems,found at http://www. azulsystems.com/products/cpools_cappliance.html
3. K. Chow, R. Morin, K. Shiv, "Enterprise JAVA performance: Best Practices", Intel Technology Journal, Voume-7, Issue-1, 2003.
4. "FBDIMMS - A Revolutionary New Approach to Memory Modules," available at http://www.micron.com/products/modules/ddr2sdram/fbdimm.html
5. Intel Corporation, "Announcing Intel® Core™ 2 Processor Family Brand," http://www.intel.com/products/processor/core2/index.htm
6. Intel Corporation. "Intel Dual-Core Processors - The First in the Multi-core Revolution," http://www.intel.com/technology/computing/dual- core/
7. R. Iyer, M. Bhat, et al, "Exploring Small-Scale and Large-Scale CMP Architectures for Commercial Java Servers," IEEE International Symposium on Workload Characterization (IISWC 2006), Oct 2006.
8. th International Symposium on High Performance Computer Architecture (HPCA-9), Feb 2003
9. P. Kongetira, K. Aingaran, and K. Olukotun, "Niagara: A 32-Way Multithreaded Sparc Processor," IEEE Micro 25, 21-29, Mar. 2005
10. K. Krewell, "Best Servers of 2004: Where Multicore is Norm," Microprocessor Report, www.mpronline.com, Jan 2005.
11. W. Li, E. Li, et al, "Memory Performance of Data-Mining Workloads on Small-, Medium-, and Large-Scale CMPs," IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Apr 2007
12. th IEEE Symposium on High-Performance Computer Architecture, Feb. 2004.
13. Y. Luo and L. John, "Simulating Commercial Java Throughput Workloads: A Case Study," Proceedings of International Conference on Computer Design (ICCD 2005), October 2005.
14. st IEEE International Symposium on Workload Characterization (IISWC 2006), Oct 2005.
15. st IEEE International Symposium on Workload Characterization (IISWC 2006), Oct 2005.
16. th International Conference on Architectural support for Programming Languages and Operating Systems, October 01-04, 1996.
17. SPECjbb2000, http://www.spec.org/jbb2000/
18. SPECjbb2005, http://www.spec.org/jbb2005/
19. SPECjvm98, http://www.spec.org/jvm98/
20. SPECjappserver2004, http://www.spec.org/jAppServer2004/
21. nd International Sympoisum on Computer Architecture (ISCA), June 2005.
22. I.S. Subramanian and H.L. Kalter, "Embedded DRAM Technology: Opportunities and Challenges," IEEE Spectrum, vol. 36, no. 4, pp. 56-64, Apr. 1999.
23. T. Yamauchi, L. Hammond and K. Olukotun, "A Single Chip Multiprocessor Integrated with High Density DRAM" Technical Report: CSL-TR-97-731, Stanford University, August, 1997
24. T. Yamauchi, L. Hammond, and K. Olukotun, "The hierarchical multibank DRAM: a High-performance architecture for memory integrated with processors," in the Proceedings of the 17th Conference on Advanced Research in VLSI, Ann Arbor, MI, USA, Sept. 1997.
25. A. K. Nanda, K. K. Mak, K. Sugavanam, R. Sahoo, V. Soundararajan, T. B. Smith, "MemorIES: A Programmable, Real-Time Hardware Emulation Tool for Multiprocessor Server Design," ASPLOS 2000, pp 37-48.