A wide-range delay-locked loop with a new lock-detect circuit

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn , Issue , 2006, Pages 1168-1171

  Ghaffari, A ^a   Abrishamifar, A ^a  

^a IRAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

JITTER; NETWORKS (CIRCUITS); PROCESS ENGINEERING;

CIRCUIT DESIGNS; CMOS PROCESSING; CORRECT OPERATION; DELAY-LOCKED LOOP (DLL); DUTY CYCLES; FALSE LOCKING; INTERNATIONAL CONFERENCES; LOW JITTERS; RMS JITTER; SIMULATION RESULTS; WIDE FREQUENCY RANGE; WIDE LOCKING RANGE; WIDE-RANGE;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 47349099397     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2006.379648     Document Type: Conference Paper

References (10)

1. M.-J.E. Lee et al., "Jitter transfer characteristics of delay-locked loops - theories and design techniques," IEEE J. Solid-State Circuits, vol. 38, pp. 614-621, April 2003.
2. Y. J. Jung, S. W. Lee, D. Shim, W. Kim and S. I. Cho, "A dual-loop delay-locked loop using multiple voltage-controlled delay lines," IEEE J. Solid-State Circuits, vol.36, no.5, pp. 784-791, May. 2001.
3. C. Kim, I. C. Hwang, and S. M. Kang, "A low-power small-area +/7.28-ps-jitter 1-GHz DLL-based clock generator," IEEE J. Solid-State Circuits, vol. 37, pp.1414 - 1420, Nov. 2002.
4. Y. Moon, J. Choi, K. Lee, D. K. Jeong, and M. K. Kim, "An all-analog multiphase delay-locked loop using a replica delay line for wide-range operation and low-jitter performance," IEEE J. Solid-State Circuits, vol. 35, pp.377 - 384, March 2000.
5. D.J. Foley and M. P. Flynn, "CMOS DLL-based 2-V 3.2-ps jitter 1-GHz clock synthesizer and temperature-compensated tunable oscillator," IEEE J. Solid-State Circuits, Vol. 36, pp.417-423, March 2001.
6. Q. Du, J. Zhuang, T. Kwasniewski, "A delay-locked frequency synthesizer with low phase noise performance," IEEE Conference on Electron Devices and Solid-State Circuits, pp.461 - 464, Dec 2003.
7. R. Magoon and A. Molnar, "RF local oscillator path for GSM direct conversion transceiver with true 50% duty cycle divide by three and active third harmonic cancellation," IEEE Radio Frequency Integrated Circuits Symposium, pp. 23-26, June 2002.
8. G. Chien, P. R. Gray, "A 900-MHz local oscillator using a DLL-based frequency multiplier technique for PCS applications," IEEE J. Solid-State Circuits, vol. 35, pp. 1996 - 1999, Dec. 2000.
9. H. H. Chang, J. W. Lin, and C. Y. Yang, "A wide-range delay-locked loop with a fixed latency of one clock cycle," IEEE J. Solid-State Circuits, vol.37, no.8, pp. 1021-1027, Aug. 2002.
10. K.H. Chen, Y.L. Lo, "A fast-lock DLL with power-on reset circuit," IEEE ISCAS, pp. 357-360, May. 2004.