Communication modelling of the spidergon NoC with virtual channels

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2007, Pages 76-

  Moadeli, M ^a   Shahrabi, A ^b   Vanderbauwhede, W ^a   Ould Khaoua, M ^a  

^a UNIVERSITY OF GLASGOW   (United Kingdom)

^b GLASGOW CALEDONIAN UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COST EFFECTIVENESS; PROGRAMMABLE LOGIC CONTROLLERS; QUALITY OF SERVICE;

COST EFFECTIVE; DEGREE OF ACCURACY; INTERCONNECT NETWORKS; MESSAGE LATENCY; MULTI-PROCESSOR SOC; OPTIMIZED TOPOLOGY; TRADITIONAL APPROACHES; VIRTUAL CHANNELS;

NETWORK-ON-CHIP;

EID: 47249125808     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2007.28     Document Type: Conference Paper

References (18)

1. Jeffrey T. Draper , Joydeep Ghosh, "A comprehensive analytical model for wormhole routing in multicomputer systems", Journal of Parallel and Distributed Computing, v.23 n.2, p.202-214, Nov. 1994.
2. R. Greenberg and L. Guan, "Modelling and Comparison of Wormhole Routed Mesh and Torus Networks", Proc. Ninth IASTED Int'l Conf. Parallel and Distributed Computing and Systems, 1997.
3. L. Kleinrock, "Queueing Systems. Volume I: Theory", John Wiley & Sons, New York, 1975.
4. L. Benini and G. D. Micheli, "Powering networks on chips: energy-efficient and reliable interconnect design for socs", In ISSS '01: Proceedings of the 14th international symposium on Systems synthesis, pages 33-38, New York, NY, USA, 2001. ACM Press.
5. W. J. Dally and B. Towles, "Route packets, not wires: On-chip interconnection networks", In Proceedings of the Design Automation Conference, pages 684-689, Las Vegas, NV, USA, June 2001.
6. Partha Pratim Pande, Cristian Grecu, Michael Jones, Andre Ivanov, Resve Saleh, "Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures", IEEE Transactions on Computers, pp. 1025-1040, 2005.
7. W.J. Dally and C.L. Seitz, "The Torus Routing Chip", Technical Report 5208:TR: 86, Computer Science Dept., California Inst. of Technology, pp. 1-19, 1986.
8. P. Guerriert, A. Greiner, "A generic architecture for on-chip packet-switched interconnections", Proceedings of Design Automation Conference (DAC), pp 683-689, 2001.
9. S. Kumar et al., "A network on chip architecture and design methodology", Proceedings of Int't Symp. VLSI (ISVLSI), pp. 117-124, 2002.
10. F. Karim et al., "An Interconnection Architecture for Networking Systems on Chip", IEEE Micro, vol. 22, no. 5 , pp. 36-45, Sept./Oct. 2002.
11. P.P. Pande, C. Grecu, A. Ivanov, R. Saleh, "Design of Switch for Network on Chip Applications", Proc. Int'l Symp. Circuit and Systems (ISCAS), vol. 5, pp. 217-220, May 2003.
12. M. Coppola et al. , "Spidergon: A novel on chip communication network", proc. Int'l Symposium on System on Chip 2004, Tampere, Finland, Nov 2004.
13. M. Ould-khaoua, "Message latency in the 2-dimensional mesh with wormhole routing", Microprocessors and Microsystems, 22(9):509-514, 1999.
14. W.J. Dally, "Virtual channel flow control", IEEE Transactions on Parallel & Distributed Systems, 1992.
15. H. Sarbazi-Azad, A. Khonsari, and M. Ould-Khaoua, "Analysis of deterministic routing in k-ary n-cubes with virtual channels," J. Interconnection Networks, vol.3, no.1-2, pp.85-101, 2002.
16. STMicroelectronics, www.st.com.
17. L. Bononi, N. Concer, "Simulation and Analysis of Network on Chip Architectures: Ring, Spidergon and 2D Mesh", DATE, pp.154-159, 2006.
18. M. Moadeli, A. Shahrabi, W. Vanderbauwhede, Mohamed Ould-Khaoua, "An Analytical Performance Model for the Spidergon NoC", In Proceeding of the Advanced Information Networking and Applications, 2007.