Introducing energy and area estimation in HW/SW design flow based on transaction level modeling

Proceedings of the International Conference on Microelectronics, ICM

Volumn , Issue , 2006, Pages 182-185

  Cheema, Muhammad Omer ^a   Hammami, Omar ^a  

^a ENSTA PARISTECH   (France)

Author keywords

Area and energy estimation; Behavioral synthesis; Hardware software codesign; Transaction level modeling

Indexed keywords

COMPUTER GRAPHICS; DECISION MAKING; ELECTRONICS INDUSTRY; ENERGY POLICY; ESTIMATION; IMAGE PROCESSING; IMAGING SYSTEMS; INDUSTRIAL ELECTRONICS; INTEGRATED CIRCUITS; MICROELECTRONICS; OPTICAL DATA PROCESSING; PROBLEM SOLVING; PRODUCT DEVELOPMENT; PROJECT MANAGEMENT; REAL TIME SYSTEMS; SEMICONDUCTOR DEVICE MODELS; SPECIFICATIONS; STAGES;

ARCHITECTURAL PARAMETERS; CRUCIAL DESIGN; DESIGN FLOWS; EARLY STAGES; ELECTRONIC PRODUCTS; EMBEDDED SYSTEM DESIGNS; ENERGY CONSUMPTION; ENERGY ESTIMATION; EXECUTABLE SPECIFICATIONS; IMAGE PROCESSING APPLICATIONS; INTERNATIONAL CONFERENCES; PERFORMANCE BOTTLENECKS; RTL (REGISTER TRANSFER LEVEL); SYSTEM DESIGNERS; SYSTEM DESIGNS; SYSTEM MODELLING; SYSTEM-LEVEL DESIGNS; TRANSACTION-LEVEL MODELING (TLM);

SYSTEMS ANALYSIS;

EID: 46749134405     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICM.2006.373297     Document Type: Conference Paper

References (18)

1. ITRS http://www.itrs.net/
2. SystemC www.systeme.org
3. S. Lee, S. Park, "Transaction Analysis of Multiprocessor Based Platform with Bus Matrix", (IWSOC'05), Banff, Canada
4. Caldari, M.; Conti, M.; Coppola, M.; Curaba, S.; Pieralisi, L.; Turchetti, C.;, "Transaction-level models for AMBA bus architecture using SystemC 2.0", DATE, 2003
5. Moussa, I.; Grellier, T.; Nguyen, G.;, "Exploring SW performance using SoC transaction-level modeling", DATE, 2003
6. Bernstein, A.; Burton, M.; Ghenassia, F.;" How to bridge the abstraction gap in system level modeling and design", IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004. 6-11 Nov. 2004
7. Xu, S.; Pollitt-Smith, H.;, "A TLM platform for system-on-chip simulation and verification", (VLSI-TSA-DAT)27-29 April2005
8. Portero, A.; Pla, R.; Rodriguez, A.; Carrabina, J.;" NoC Design of a Video Encoder in a Multiprocessor System on Chip Solution", The 17th International Conference on Microelectronics, 2005. ICM 2005, Islamabad Pakistan
9. N. Dhanwada, I. Lin, V. Naraynan, "A Power Estimation Methodology for SystemC Transaction Level Models", CODES+ISSS'05, Sept. 19-21, 2005, Jersey City, New Jersey, USA.
10. G. Qu, N. Kawabe, K, Usame, M. Potkonjak, "Function-level power estimation methodology for microprocessors", Proceedings of the 37th DAC, 2000
11. R. Bergamaschi, Y.W. Jiang, "State-based power analysis for systems-onchip", Proceedings of the 40th Design Automation Conference, 2003.
12. L. Zhong, S. Ravi, A. Raghunathan, N. K. Jha."Power Estimation for Cycle- Accurate Functional Descriptions of Hardware", ICCAD 2004.
13. Synopsys. Behavioral Compiler User Guide Version 1999.10, 1999
14. Chtourou, S.; Hammami, O., SystemC space exploration of behavioral synthesis options on area, performance and power consumption, ICM 2005, 13-15 Dec. 2005
15. Chtourou, S.; Hammami, O., Design Space Exploration of SystemC SOM Implementation, ICICT 2005, Dec. 2005 Page(s):159-169
16. Agility : http://www.celoxica.com/products/agility/
17. Orinoco Dale http://www.chipyision.com/company/index.php
18. http://www-128.ibm.com/developerworks/power/library/pa-pek/