Power estimation for cycle-accurate functional descriptions of hardware

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 668-675

  Zhong, Lin ^a   Ravi, Srivaths ^b   Raghunathan, Anand ^b   Jha, Niraj K ^a  

^a Princeton University   (United States)

^b NEC LABORATORIES AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CYCLE-ACCURATE FUNCTIONAL DESCRIPTIONS (CAFD); POWER BREAKDOWN; POWER ESTIMATION; SIMULATION EFFICIENCY;

BENCHMARKING; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; ELECTRIC POWER SYSTEMS; ESTIMATION; MATHEMATICAL MODELS; SEMANTICS;

INTEGRATED CIRCUIT LAYOUT;

EID: 16244410461     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (30)

1. B. Bailey and D. Gajski, "RTL semantics and methodology," in Proc. Int. Symp. System Synthesis, Oct. 2001, pp. 69-74.
2. L. Benini, A. Bogliolo, M. Favalli, and G. De Micheli, "Regression models for behavioral power estimation," in Proc. Int. Wkshp. Power and Timing Modeling, Optimization & Simulation, Sept. 1996.
3. A. Bogliolo, L. Benini, and G. De Micheli, "Adaptive least mean square behavioral power modeling," in Proc. Design Automation & Test in Europe Conf., Mar. 1997, pp. 404-410.
4. _, "Characterization-free behavioral power modeling," in Proc. Design Automation & Test in Europe Conf., Feb. 1998, pp. 767-773.
5. A. Bogliolo, I. Colonescu, E. Macii, and M. Poncino, "An RTL power estimation tool with on-line model building capabilities," in Proc. Int. Wkshp. Power & Timing Modeling, Optimization & Simulation, Sept. 2001, pp. 391-396.
6. A. Bogliolo and L. Benini, "Node sampling: A robust RTL power modeling approach," in Proc. Int. Conf. Computer-Aided Design, Nov. 1998, pp. 461-467.
7. P. Brockwell and R. A. Davis, Introduction to Time Series and Forecasting. New York: Springer-Verlag, 1996.
8. A. Chandrakasan and R. Brodersen, Low-Power CMOS Design. Wiley-IEEE Computer Society Press, Mar. 2001.
9. Z. Chen and K. Roy, "A power macromodeling technique based on power sensitivity," in Proc. Design Automation Conf., June 1998, pp. 678-683.
10. Design Compiler, http://www.synopsys.com.
11. F. Ferrandi, F. Fummi, E. Macii, M. Poncino, and D. Sciuto, "Power estimation of behavioral descriptions," in Proc. Design Automation & Test in Europe Conf., Feb. 1998, pp. 762-766.
12. S. Gupta and F. N. Najm, "Energy and peak-current per-cycle estimation at RTL," IEEE Trans. VLSI Systems, vol. 11, no. 4, pp. 525-537, Aug. 2003.
13. C.-T. Hsieh, Q. Wu, C.-S. Ding, and M. Pedram, "Statistical sampling and regression analysis for RT-level power evaluation," in Proc. Int. Conf. Computer-Aided Design, Nov. 1996, pp. 583-588.
14. L. Kruse, E. Schmidt, G. Jochens, A. Stammermann, A. Schulz, E. Macii, and W. Nebel, "Estimation of lower and upper bounds on the power consumption from scheduled data flow graphs," IEEE Trans. VLSI Systems, vol. 9, no. 1, pp. 3-14, Feb. 2001.
15. P. Landman, "High-level power estimation," in Proc. Int. Symp. Low Power Electronics & Design, Aug. 1996, pp. 29-35.
16. R. Marculescu, D. Marculescu, and M. Pedram, "Adaptive models for input data compaction for power simulator," in Proc. Asia and South Pacific Design Automation Conf., Jan. 1997, pp. 391-396.
17. R. Mehra and J. Rabaey, "Behavioral level power estimation and exploration," in Proc. Int. Wkshp. Low Power Design, Apr. 1994, pp. 197-202.
18. H. Mehta, R. M. Owens, and M. J. Irwin, "Energy characterization based on clustering," in Proc. Design Automation Conf., June 1996, pp. 702-707.
19. NEC cell-based ASIC CB-11. http://www.necel.com/ASIC/, 2000.
20. M. Nemani and F. Najm, "Towards a high-level power estimation capability," IEEE Trans. Computer-Aided Design, no. 6, pp. 588-598, June 1996.
21. N. R. Potlapally, A. Raghunathan, G. Lakshminarayana, M. Hsiao, and S. T. Chakradhar, "Accurate power macromodeling techniques for complex RTL components," in Proc. Int. Conf. VLSI Design, Jan. 2001, pp. 235-241.
22. J. Rabaey and M. Pedram, Low Power Design Methodologies. Kluwer Academic Publishers, June 1996.
23. A. Raghunathan, S. Dey, and N. K. Jha, "High-level macromodeling and estimation techniques for switching activity and power consumption," IEEE Trans. VLSI Systems, no. 4, pp. 538-557, Aug. 2003.
24. A. Raghunathan, N. K. Jha, and S. Dey, High-Level Power Analysis and Optimization. Norwell, MA: Kluwer Academic Publishers, 1998.
25. S. Ravi, A. Raghunathan, and S. Chakradhar, "Efficient RTL power estimation for large designs," in Proc. Int. Conf. VLSI Design, Jan. 2003.
26. SpecC, http://www.specc.org.
27. SystemC, http://www.systemc.org.
28. SystemVerilog, http://www.systemverilog.org.
29. K. Wakabayashi and T. Okamoto, "C-based SoC design flow and EDA tools: An ASIC and system vendor perspective," IEEE Trans. Computer-Aided Design, vol. 19, no. 12, pp. 1507-1522, Dec. 2000.
30. Q. Wu, Q. Qiu, M. Pedram, and C.-S. Ding, "Cycle-accurate macro-models for RT-level power analysis," IEEE Trans. VLSI Systems, no. 4, pp. 520-528, Dec. 1998.