NoC design of a video encoder in a multiprocessor system on chip solution

Proceedings of the International Conference on Microelectronics, ICM

Volumn 2005, Issue , 2005, Pages 198-203

  Portero, Antoni ^a   Pla, Ramon ^a   Rodriguez, Aitor ^a   Carrabina, Jordi ^a  

^a UNIVERSITAT AUTÒNOMA DE BARCELONA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

IMAGE CODING; IMAGE COMPRESSION; INTERCONNECTION NETWORKS; LOGIC DESIGN; MICROPROCESSOR CHIPS; QUALITY OF SERVICE; ROUTERS;

MULTIPROCESSOR SYSTEMS; NETWORK ON CHIP (NOC);

VIDEO RECORDING;

EID: 33847105980     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICM.2005.1590067     Document Type: Conference Paper

References (20)

1. E. Mirsky, A.DeHon, et al. "MATRIX: A Reconfigurable Computing Architecture with Comfigurable Instruction Distribution and Deployable Resources", Proc. IEEE Symposium FCCM, Apr. 1996.
2. H. Singh, M.Lee.G.Lu et al. "MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications", IEEE Transactions on Computers,Vol.49,No5, May 2000.
3. T.Miyamira and K.Olukoton, "REMARC: Reconfigurable Multimedia Array Coprocessor", Proc. ACM/SIGDA International Symposium FPGAs, Feb 1998.
4. M. Meissner, S.Grimm, W.Strasser, J.Packer and D. Latimer, "Parallel Volume Rendering on a Single-Chip SIMD architecture". Proc. IEEE Symposium Parallel and large Data Visualization and Graphics, pp.107-157,Oct 2001.
5. th Symposium on Integrated Circuits and System Design (SBCC'03).
6. C. A. Zeferino, M. E. Kreutz, A. A. Susin, "RaSoC: A Router Soft-Core for Network on Chip ", IEEE Proceedings of the Design, Automation and Test in Europe Conference and Exhibition Designers Forum (DATE 0'4).
7. ISO/IEC 13818: 'Generic coding of moving pictures and associated audio (MPEG-2) ITU-T Rec. H.262, ISO/IEC 13818-2, Standard. Oct. 1994. 8. ISO/IEC 14496-2: 'Information Technology-coding of Audio-Visual Objects' (MPEG-4) ITU-T, Standard, Dec 2001.
8. Forte-Cynthesizer www.forteDS.com
9. Peter Kuhn, "Algorithms, complexity analisi and VLSI architectures for MPEG4 Motion Estimation", Kluwer Academics. 1999.
10. Cacti 3.2. Power Models http://research.compaq.com/wrl/people/jouppi/ CACTI.html
11. Wayne Burleson, Prashant Jain, Subramanian Venkatraman, "Dynamically Parametrized Architectures for Power Aware Video Coding: Motion Estimation and DCT",...
12. David Bertozzi et al, "NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-on-Chip ", IEEE Transactions on Parallel and Distributed Systems, vol 16, No.2. Feb.2005.
13. V. Bhaskaran and K. Konstantinides, "Image and Video Compression Standards-Algorithms and Architectures", Kluwer Academics Publishers, Second Edition, 1997.
14. L. Nachtergaele et al. "Optimization of Memory Organization and hierarchy for decreased size and power in video processing systems", in Proc. Int. Workshop on Memory Tech. Aug. 1995.
15. Blind review
16. Blind review
17. F.Rivera et al, "Efficient Mapping of Hierarchical Trees on Coarse-Grain Reconfigurable Architectures". CODES-ISSS Set. 2004.
18. Francky Catthoor, "Data Access and Storage Management for Embedded Programmable Processors", Kluwer Academic Publishers, 2002.
19. th IEEE Real-Time System SymposiumRTSS Dec. 2004.
20. SystemC Organization www.systemc.org