-
1
-
-
0031621935
-
Emerging power management tools for processor design
-
D. T. Blaauw A. Dharchoudhury R. Panda S. Sirichotiyakul C. Oh T. Edwards Emerging power management tools for processor design International Symposium on Low Power Electronics and Design 143 148 International Symposium on Low Power Electronics and Design 1998
-
(1998)
, pp. 143-148
-
-
Blaauw, D.T.1
Dharchoudhury, A.2
Panda, R.3
Sirichotiyakul, S.4
Oh, C.5
Edwards, T.6
-
2
-
-
0003978993
-
Shade: A Fast Instruction-Set Simulator for Execution Profiling
-
B. Cmelik D. Keppel Shade: A Fast Instruction-Set Simulator for Execution Profiling SIGMETRIC'94 SIGMETRIC'94 1994
-
(1994)
-
-
Cmelik, B.1
Keppel, D.2
-
3
-
-
0030400091
-
Statistical Sampling and Regression Analysis for RT-Level Power Evaluation
-
C. T. Hsieh Q. Wu C. S. Ding M. Pedram Statistical Sampling and Regression Analysis for RT-Level Power Evaluation ICCAD'96 583 588 ICCAD'96 1996
-
(1996)
, pp. 583-588
-
-
Hsieh, C.T.1
Wu, Q.2
Ding, C.S.3
Pedram, M.4
-
4
-
-
85177143160
-
An-Chang Deng, and B. Swirski. The design and implementation of PowerMill
-
C. X. Huang B. Zhang An-Chang Deng, and B. Swirski. The design and implementation of PowerMill Proceedings. 1995 International Symposium on Low Power Design 105 108 Proceedings. 1995 International Symposium on Low Power Design 1995
-
(1995)
, pp. 105-108
-
-
Huang, C.X.1
Zhang, B.2
-
5
-
-
84942211747
-
Efficient Program Tracing
-
J. R. Larus Efficient Program Tracing IEEE Computer 26 5 52 61 May 1993
-
(1993)
IEEE Computer
, vol.26
, Issue.5
, pp. 52-61
-
-
Larus, J.R.1
-
8
-
-
0032202596
-
High-Level Power Modeling, Estimation, and Optimization
-
E. Macii M. Pedram F. Somenzi High-Level Power Modeling, Estimation, and Optimization IEEE Transactions on Computer-Aided Desigh of Integrated Circuits and Systems 17 11 1061 1079 1998
-
(1998)
IEEE Transactions on Computer-Aided Desigh of Integrated Circuits and Systems
, vol.17
, Issue.11
, pp. 1061-1079
-
-
Macii, E.1
Pedram, M.2
Somenzi, F.3
-
9
-
-
0030704387
-
Adaptive Models for Input Data Compaction for Power Simulations
-
R. Marculescu D. Marculescu M. Pedram Adaptive Models for Input Data Compaction for Power Simulations Proceedings of ASP-DAC'97 391 396 Proceedings of ASP-DAC'97 1997
-
(1997)
, pp. 391-396
-
-
Marculescu, R.1
Marculescu, D.2
Pedram, M.3
-
12
-
-
0029725020
-
Exploring the Power Dimension
-
J. M. Rabaey Exploring the Power Dimension IEEE Custom Integrated Circuits Conference 215 220 IEEE Custom Integrated Circuits Conference 1996
-
(1996)
, pp. 215-220
-
-
Rabaey, J.M.1
-
13
-
-
0029540358
-
Evaluation of Architecture-Level Power Estimation for CMOS RISC Processors
-
T. Sato Y. Ootaguro M. Nagamatsu H. Tago Evaluation of Architecture-Level Power Estimation for CMOS RISC Processors ISLPE'95 44 45 ISLPE'95 1995
-
(1995)
, pp. 44-45
-
-
Sato, T.1
Ootaguro, Y.2
Nagamatsu, M.3
Tago, H.4
-
15
-
-
85177109035
-
-
32-Bit TX System RISC TX39 Family Architecture 1999 Toshiba Corp.
-
(1999)
-
-
|