A theoretical study on wire length estimation algorithms for placement with opaque blocks

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2007, Pages 268-273

  Yan, Tan ^a,b   Li, Shuting ^a   Takashima, Yasuhiro ^a   Murata, Hiroshi ^a  

^a UNIVERSITY OF KITAKYUSHU   (Japan)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BLOCK PLACEMENT; DESIGN AUTOMATION CONFERENCE (DAC); RESEARCH RESULTS; ROUTING LENGTH; SOUTH PACIFIC; VLSI CAD; WIRE LENGTH ESTIMATION;

BOOLEAN FUNCTIONS; COMPUTATIONAL GEOMETRY; COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING; MECHANIZATION; RESEARCH;

ESTIMATION;

EID: 46649108948     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2007.357997     Document Type: Conference Paper

References (10)

1. M. J. Atallah and D. Z. Chen, "Parallel rectilinear shortest paths with rectangular obstacles," Computational Geometry: Theory and Applications, Vol. 1, Issue 2, pp. 79-113, 1991.
2. H. H. Chan, S. N. Adya, and I. L. Markov, "Are floorplan representations important in digital design?" ISPD'05, pp. 129-136, 2005.
3. Y.-C. Chang, Y.-W. Chang, G.-M. Wu, and S-W. Wu, "B*-trees: a new representation for non-slicing floorplans," DAC'00, pp. 458-463, 2000.
4. C.-K. Cheng, A. B. Kahng, B. Liu, and D. Stroobandt, "Toward better wireload models in the presence of obstacles," ASPDAC'01, pp. 527-532, 2001.
5. C. Kodama, K. Fujiyoshi, and T. Koga, "A novel encoding method into sequence-pair," ISCAS'04, pp. 329-332, 2004.
6. J. S.B. Mitchell, "Geometric shortest paths and network optimization," Handbook of Computational Geometry, Elsevier Science, pp. 633-702, 2000.
7. H. Murata, K. Fujiyoshi, S. Nakatake, and Y Kajitani, "VLSI module placement based on rectangle-packing by the sequence pair," IEEE TCAD, Vol.15, No. 12, pp. 1518-1524, 1996.
8. P. J. de Rezende, D. T. Lee and Y. F. Wu, "Rectilinear shortest paths with rectangular barriers," SCG'85, pp. 204-213, 1985.
9. N. A. Sherwani, Algorithms for VLSI Physical Design Automation, Kluwer Academic Publishers, 1999.
10. X. Zhang and Y Kajitani. "Space-planning: Placement of modules with controlled empty area by single-sequence," ASPDAC'04, pp. 25-30, 2004.