Configuration and programming of heterogeneous multiprocessors on a multi-FPGA system using TMD-MPI

Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, ReConFig 2006

Volumn , Issue , 2006, Pages 270-279

  Saldaña, Manuel ^a   Nunes, Daniel ^a   Ramalho, Emanuel ^a   Chow, Paul ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER SYSTEMS; FAULT TOLERANCE; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MESSAGE PASSING; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; QUALITY ASSURANCE; RELIABILITY; STANDARDIZATION; STANDARDS; TESTING;

(OTDR) TECHNOLOGY; APPLICATION INDEPENDENT; COMMON GROUND; DEMANDING APPLICATIONS; EMBEDDED PROCESSORS; FLEXIBLE DESIGNS; FLEXIBLE SYSTEMS; HARDWARE ENGINES; HEAT EQUATIONS; HETEROGENEOUS MULTIPROCESSOR SYSTEMS; HETEROGENEOUS MULTIPROCESSORS; INTERNATIONAL CONFERENCES; MULTI FPGA SYSTEM; MULTI PROCESSOR SYSTEMS; PERFORMANCE METRICS; PROGRAMMING MODELS; RE CONFIGURABILITY; RE CONFIGURABLE COMPUTING (RCC); RESEARCH AND DEVELOPMENT; STATE OF THE ARTS; SUPERSCALAR PROCESSORS;

COMPUTER SYSTEMS PROGRAMMING;

EID: 46449111886     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RECONF.2006.307779     Document Type: Conference Paper

References (26)

1. Amirix Systems, Inc. http://www.amirix.com/.
2. C. L. Cathey, J. D. Bakos, and D. A. Buell. A Reconfigurable Distributed Computing Fabric Exploiting Multilevel Paralellism. In Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'06). IEEE Computer Society Press, 2006.
3. C. Chang, J. Wawrzynek. and R. W. Brodersen. BEE2: A High-End Reconfigurable Computing System. IEEE Des. Test '05, 22(2): 114-125, 2005.
4. C. Comis. A high-speed inter-process communication architecture for FPGA-based hardware acceleration of molecular dynamics. Master's thesis, University of Toronto. 2005.
5. Cray XD1 supercomputer for reconfigurable computing. Technical report, Cray. Inc., 2005. http://www.cray.com/downloads/FPGADatasheet.pdf.
6. DRC computer, http://www.drccomputer.com/.
7. FPGA High Performance Computing Alliance, http://www.fhpca.org/. Curr. Jan. 2006.
8. P. Francesco, P. Antonio, and P. Marchal. Flexible hardware/software support for message passing on a distributed shared memory architecture. In DATE '05: Proceedings of the conference on Design, Automation and Test in Europe, pages 736-741, Washington, DC, USA, 2005. IEEE Computer Society Press.
9. D. Geer. Chip makers turn to multicore processors. Computer, 38(5): 11-13, 2005.
10. W. Gropp, E. Lusk, N. Doss, and A. Skjellum. A high-performance, portable implementation of the MPI message passing interface standard. Parallel Computing. 22(6):789-828, sep 1996.
11. T. Hamada, T. Fukushige, A. Kawai, and J. Makino. PROGRAPE-1: A Programmable Special-Purpose Computer for Many-Body Simulations. In FCCM, pages 256-257, 1998.
12. A. Jerraya and W. Wolf, editors. Multiprocessor Systemson-Chip. Morgan Kaufmannn. 2004.
13. R. Kumar, D. Tullsen, N. Jouppi, and P. Ranganathan. Heterogeneous Chip Multiprocessors. Computer, 38(11):32-38, 2005.
14. Message passing and resouerce management working group. Technical report. Multicore Association, (Accessed: April 2006). http://www.multicore- association. org/workgroup/ComAPI.html.
15. OpenFPGA - Defining Reconfigurable Supercomputing. http://www.openfpga. org/. Curr. Jan. 2006.
16. A. Patel, M. Saldaña, C. Comis, P. Chow, C. Madill, and R. Pomes. A Scalable FPGA-based Multiprocessor. In Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, California, USA, 2006.
17. P. G. Paulin et al. Parallel programming models for a multi-processor SoC platform applied to high-speed traffic management. In CODES+ISSS '04: Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, pages 48-53, New York. NY, USA, 2004. ACM Press.
18. M. Saldaña and P. Chow. TMD-MPI: An MPI Implementation for Multiple Processors Across Multiple FP-GAs. In Proceedings of the 16th International Conference on Field-Programmable Logic and Applications, Madrid, Spain, 2006.
19. Extraordinary Acceleration of Workflows with Reconfigurable Application-specific Computing from SGI. Technical report, Silicon Graphics, Inc.. Nov. 2004. http://www.sgi.com/pdfs/3721.pdf.
20. L. Shannon and P. Chow. Maximizing System Performance: Using Reconfigurability to Monitor System Communications. In International Conference on Field-Programmable Technology (FPT), pages 231-238, Brisbane, Australia, Dec. 2004.
21. General Purpose Reconfigurable Computing Systems. Technical report, SRC Computers, Inc., 2005. http://www.srccomp.com/.
22. The MPI Forum. MPI: a message passing interface. In Supercomputing '93: Proceedings of the 1993 ACM/IEEE conference on Supercomputing. pages 878-883, New York, NY. USA, 1993. ACM Press.
23. J. A. Williams and X. X. N. W. Bergmann. FIFO Communication Models in Operating Systems for Reconfigurable Computing. In Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05), pages 277-278. IEEE Computer Society Press. 2005.
24. Xilinx. Inc. http://www.xilinx.com.
25. Xtreme Data Inc. http://www.xtremedatainc.com/.
26. J. Zhu, editor. Solving Partial Differential Equations on Parallel Computers. World Scientific, 1994.