Maximizing system performance: Using reconfigurability to monitor system communications

Proceedings - 2004 IEEE International Conference on Field-Programmable Technology, FPT '04

Volumn , Issue , 2004, Pages 231-238

  Shannon, Lesley ^a   Chow, Paul ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER AIDED DESIGN; COMPUTER HARDWARE; COMPUTER PROGRAMMING; ELECTRONIC STRUCTURE; INTERFACES (COMPUTER); LOGIC DESIGN; MATHEMATICAL MODELS;

DESIGN ANALYSIS; HARDWARE DESIGNERS; INTRA-CHIP COMMUNICATION; LOGIC MODULES;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 20844453732     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. VSIA Home Page. Online: http://www.vsia.org.
2. Mentor Graphic's Seamless Co-verification Simulator. Online: http://www.mentor.com/seamless.
3. MicroBlaze Processor Reference Guide. Online: http://direct.xilinx.com/ ise/embedded/edk.docs.htm.
4. F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, E. Sentovich, K. Suzuki, and B. Tabbara. Hardware-Software Co-Design of Embedded Systems: The Polis Approach. Kluwer Academic Press, Dordrecht, The Netherlands, 1997.
5. R. Ernst, J. Henkel, and T. Benner. Hardware-Software Cosynthesis for Microcontrollers. IEEE Design and Test of Computers, 10(4):64-75, Sept. 1993.
6. K. S. Hemmert, J. L. Tripp, B. Hutchings, and P. A. Jackson. Source Level Debugger for the Sea Cucumber Synthesizing Compiler. In IEEE Symposium on Field-Programmable Custom Computing Machines, pages 228-237, Apr. 2003.
7. P. James-Roxby, P. Schumacher, and C. Ross. A Single Program Multiple Data Parallel Processing Platform for FPGAs. In IEEE Symposium on Field Programmable Custom Computing Machines, Apr. 2004.
8. P. Magarshack and P. G. Paulin. System-on-chip Beyond the Nanometer Wall. In Proceedings of 40th Design Automation Conference, pages 419-424, June 2003.
9. N. Shah, W. Plishker, and K. Keutzer. NP-Click: A Programming Model for the Intel IXP1200. In 2nd Workshop on Network Processors, 9th International Symposium on High Performance Computer Architecture, Feb. 2003.
10. L. Shannon and P. Chow. Using Reconfigurability to Achieve Real-Time Profiling for Hardware/Software Codesign. In ACM Int. Symposium on Field-Programmable Gate Arrays, pages 190-199, Feb. 2004.
11. X. Wang and S. G. Ziavras. Parallel LU Factorization of Sparse Matrices on FPGA-Based Configurable Computing Engines. Concurrency and Computation: Practice and Experience, 16(4):319-343, 2004.
12. W. Ye and R. Ernst. Embedded Program Timing Analysis Based on Program and Architecture Classification. Technical Report CY-96-3 from the Braunschweig University of Technology, Oct. 1996.