Improving usability of FPGA-based reconfigurable computers through operating system support

Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Volumn , Issue , 2006, Pages 349-354

  So, Hoyden Kwok Hay ^a   Brodersen, Robert W ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION DEVELOPERS; COMMUNICATION LINKS; COMPUTING PLATFORMS; DIGITAL SIGNALS; FIELD PROGRAMMABLE LOGIC (FPL); FILE SYSTEM SUPPORT; FILE SYSTEMS; GENERAL (CO); HARDWARE DESIGNS; HIGH-LEVEL APPLICATIONS; INTERNATIONAL CONFERENCES; LINUX OPERATING SYSTEM; OPERATING SYSTEM SUPPORT; OPERATING SYSTEMS; RECONFIGURABLE COMPUTERS; RECONFIGURABLE COMPUTERS (RCS); RUN TIME; SOFTWARE PROCESSING;

BIOINFORMATICS; COMPUTER OPERATING SYSTEMS; COMPUTER SOFTWARE; COMPUTER SYSTEMS; COMPUTERS; DATA STORAGE EQUIPMENT; DIGITAL SIGNAL PROCESSING; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FUZZY LOGIC; HARDWARE; SIGNAL PROCESSING; SPEECH; SPEECH PROCESSING; SPEECH RECOGNITION; STANDARDS;

COMPUTER HARDWARE;

EID: 46249133067     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2006.311236     Document Type: Conference Paper

References (14)

1. S. Dydel and P. Bala, "Large scale protein sequence alignment using FPGA reprogrammable logic devices." in Proceedings of FPL'04, 2004, pp. 23-32.
2. E. M. Ortigosa et al., "FPGA implemenation of multilayer perceptrons for speech recognition." in Proceedings of FPL'03, 2003, pp. 1048-1052.
3. S. M. Mishra et al., "A real time cognitive radio testbed for physical and link layer experiments," in 1st IEEE Symposium on New Frontiers in Dynamic Spectrum Access Networks, Nov 2005, pp. 560-567.
4. A. Habibi and S. Tahar, "Design and verification of systeme transaction-level models," IEEE Trans. VLSI Syst., vol. 14, no. 1, pp. 57-68, Jan. 2006.
5. C. Chang et al., "Rapid design and analysis of communication systems using the BEE hardware emulation environment," in IEEE Rapid System Prototyping Workshop, 6 2003.
6. I. Page, "Closing the gap between hardware and software: hardware-software cosynthesis at oxford," in IEE Colloquium on Hardware-Software Cosynthesis for Reconfigurable Systems. IEE, 1996, pp. 2/1-2/11.
7. R. W. Hartenstein, "A decade of reconfigurable computing: a visionary retrospective." in DATE, 2001, pp. 642-649.
8. G. B. Wigley, D. A. Kearney, and D. Warren, "Introducing reconfigme: An operating system for reconfigurable computing," in Proceedings of FPL'02. Springer, 2002.
9. H. Walder and M. Platzner, "A runtime environment for reconfigurable hardware operating systems." in Proceedings of FPL'04, 2004, pp. 831-835.
10. B. Mei et al., "Design methodology for a tightly coupled VLIW/reconfigurable matrix architecture: A case study." in DATE, 2004, pp. 1224-1229.
11. "http://www.mathworks.com/."
12. "http://www.xilinx.com."
13. A. Donlin et al., "A virtual file system for dynamically reconfigurable FPGAs." in Proceedings of FPL'04, 2004, pp. 1127-1129.
14. C. Chang, J. Wawrzynek, and R. Brodersen, "BEE2: A highend reconfigurable computing system," IEEE Des. Test. Comput., vol. 22, no. 2, pp. 114-125, Mar. 2005.