메뉴 건너뛰기




Volumn , Issue , 2006, Pages

Suppression of anomalous gate edge leakage current by control of Ni silicidation region using Si ion implantation technique

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRON DEVICES; ION BOMBARDMENT; ION IMPLANTATION; NICKEL; NICKEL ALLOYS; SILICON;

EID: 46049089649     PISSN: 01631918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IEDM.2006.346916     Document Type: Conference Paper
Times cited : (11)

References (10)
  • 1
    • 81355127855 scopus 로고
    • A NiSi salicide thechnology for advanced logic devices
    • T. Morimoto et al., "A NiSi salicide thechnology for advanced logic devices," IEDM Tech. Dig., pp.653-656, 1991
    • (1991) IEDM Tech. Dig , pp. 653-656
    • Morimoto, T.1
  • 2
    • 46049112136 scopus 로고    scopus 로고
    • Impact of NiSi thermal instability on junction shallowing characterized with damage-free n+/p silicon diodes
    • M. Tsuchiaki, K Ohuchi, and C. Hongo, "Impact of NiSi thermal instability on junction shallowing characterized with damage-free n+/p silicon diodes,"proc. SSDM, p.88-89, 2003
    • (2003) proc. SSDM , pp. 88-89
    • Tsuchiaki, M.1    Ohuchi, K.2    Hongo, C.3
  • 3
    • 21644467234 scopus 로고    scopus 로고
    • Drastic suppression of thermally induced leakage of NiSi suicided shallow junctions by pre-SALICIDE fluorine implantation
    • M. Tsuchiaki, K. Ohuchi, and A. Nishiyama, "Drastic suppression of thermally induced leakage of NiSi suicided shallow junctions by pre-SALICIDE fluorine implantation," IEDM Tech. Dig., pp. 1059-1062, 2004
    • (2004) IEDM Tech. Dig , pp. 1059-1062
    • Tsuchiaki, M.1    Ohuchi, K.2    Nishiyama, A.3
  • 4
    • 46049115188 scopus 로고    scopus 로고
    • 65nm CMOS technology for low power applications
    • A. Steegen et al., "65nm CMOS technology for low power applications," IEDM Tech. Dig., pp.69-72, 2005
    • (2005) IEDM Tech. Dig , pp. 69-72
    • Steegen, A.1
  • 5
    • 33644963195 scopus 로고    scopus 로고
    • Study of Pt addition to solve NiSi integration issue on CMOS devices
    • Y.Y. Chiang et al., "Study of Pt addition to solve NiSi integration issue on CMOS devices," proc. Advanced Metallization Conference, pp. 193-198, 2005
    • (2005) proc. Advanced Metallization Conference , pp. 193-198
    • Chiang, Y.Y.1
  • 6
    • 34250182750 scopus 로고    scopus 로고
    • Junction specification for the 45nm node
    • W. J. Taylor, and E. Verret, "Junction specification for the 45nm node," proc. IWJT, p.62-67, 2006
    • (2006) proc. IWJT , pp. 62-67
    • Taylor, W.J.1    Verret, E.2
  • 8
    • 34250159820 scopus 로고    scopus 로고
    • 2 ion imprantation prior to nickel film deposition
    • 2 ion imprantation prior to nickel film deposition," proc. IWJT, pp. 176-179, 2006
    • (2006) proc. IWJT , pp. 176-179
    • Kashihara, K.1
  • 10
    • 0036927513 scopus 로고    scopus 로고
    • Line edge roughness: Characterization, modeling and impact on device behavior
    • J.A. Croon et al., "Line edge roughness: characterization, modeling and impact on device behavior," IEDM Tech. Dig., pp.307-310, 2002
    • (2002) IEDM Tech. Dig , pp. 307-310
    • Croon, J.A.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.