메뉴 건너뛰기




Volumn 6924, Issue , 2008, Pages

Patterning strategy and performance of 1.3NA tool for 32nm node lithography

Author keywords

32nm node; Dose focus budget; Low k1 lithography; Single exposure

Indexed keywords

LOGIC DEVICES; NANOTECHNOLOGY; SODIUM;

EID: 45449100537     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.772201     Document Type: Conference Paper
Times cited : (9)

References (7)
  • 1
    • 3843052307 scopus 로고    scopus 로고
    • Lithography of choice for the 45-nm node: New medium, new wavelength, or new beam?
    • F. Uesawa et al., "Lithography of choice for the 45-nm node: new medium, new wavelength, or new beam?", SPIE Vol. 5377, 34(2004)
    • (2004) SPIE , vol.5377 , pp. 34
    • Uesawa, F.1
  • 2
    • 25144472061 scopus 로고    scopus 로고
    • Optical Lithography Technologies for 45nm-Node CMOS
    • S.Mimotogi et al., "Optical Lithography Technologies for 45nm-Node CMOS", SPIE Vol.5754,196(2005)
    • (2005) SPIE , vol.5754 , pp. 196
    • Mimotogi, S.1
  • 3
    • 35148890831 scopus 로고    scopus 로고
    • Performance of Immersion Lithography for 45nm-node CMOS and Ultra-High Density SRAM with 0.25um2
    • S.Mimotogi et al., "Performance of Immersion Lithography for 45nm-node CMOS and Ultra-High Density SRAM with 0.25um2", SPIE Vol.6520-8(2007)
    • (2007) SPIE , vol.6520 -8
    • Mimotogi, S.1
  • 4
    • 35148841427 scopus 로고    scopus 로고
    • ArF Lithography Technologies for 65nm-node CMOS (CMOS5) with 30nm Logic Gate and High Density Embedded Memories
    • Kohji Hashimoto et al., "ArF Lithography Technologies for 65nm-node CMOS (CMOS5) with 30nm Logic Gate and High Density Embedded Memories", Proc. of VLSI symposium 2003,4B-2
    • (2003) Proc. of VLSI symposium
    • Hashimoto, K.1
  • 5
    • 33749662988 scopus 로고    scopus 로고
    • B.J.Lin, The k3 coefficient in nonparaxial scaling equation for resolution, depth of focus, and immersion lithography, JM3-Journal of Microlithography, Microfabrication, and Microsystems 2002,1 (1):7-12.
    • B.J.Lin, "The k3 coefficient in nonparaxial scaling equation for resolution, depth of focus, and immersion lithography", JM3-Journal of Microlithography, Microfabrication, and Microsystems 2002,1 (1):7-12.
  • 6
    • 45449086213 scopus 로고    scopus 로고
    • Immersion resist process for 32-nm node logic devices
    • T.Ema, "Immersion resist process for 32-nm node logic devices", SPIE Vol.6923-13(2008)
    • (2008) SPIE , vol.6923 -13
    • Ema, T.1
  • 7
    • 45449107160 scopus 로고    scopus 로고
    • Sub-45-nm resist process using stacked-mask process
    • Y.Seino, "Sub-45-nm resist process using stacked-mask process", SPIE Vol.6923-106(2008)
    • (2008) SPIE , vol.6923 -106
    • Seino, Y.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.