|
Volumn 6923, Issue , 2008, Pages
|
Immersion resist process for 32nm node logic devices
a a a a a a a a a a a a a a a |
Author keywords
Immersion lithography; Reflectivity control; Single BARC; SMAP (stacked mask process); SOC (spin on carbon); Trilayer
|
Indexed keywords
DEFORMATION;
LOGIC DEVICES;
NANOTECHNOLOGY;
PHOTOLITHOGRAPHY;
PHOTORESISTS;
PROGRAMMABLE LOGIC CONTROLLERS;
REFLECTION;
SPIN DYNAMICS;
SUBSTRATES;
IMMERSION LITHOGRAPHY;
REFLECTIVITY CONTROL;
SINGLE BARC;
SMAP (STACKED MASK PROCESS);
SOC (SPIN-ON-CARBON);
TRILAYER;
PROCESS ENGINEERING;
|
EID: 45449086213
PISSN: 0277786X
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1117/12.771008 Document Type: Conference Paper |
Times cited : (5)
|
References (8)
|