Experimental evaluation of resonant clock distribution

Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design

Volumn , Issue , 2004, Pages 135-140

  Chueh, Juang Ying ^a   Ziesler, Conrad H ^a   Papaefthymiou, Marios C ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK DISTRIBUTION; CLOCK WAVEFORMS; RESONANT CLOCKING;

AUTOMATIC PROGRAMMING; CMOS INTEGRATED CIRCUITS; INTERCONNECTION NETWORKS; TOPOLOGY; TREES (MATHEMATICS); WAVEFORM ANALYSIS;

FLIP FLOP CIRCUITS;

EID: 4544378668     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. W.C. Athas, L.J. Svensson, J.G. Koller, N. Tzartanis, and Y. Chou. Low-Power digital systems based on adiabatic-switching principles. IEEE Transaction on Very Large Scale Integration (VLSI) Systems, vol.2, issue 4, pages 398-406, Dec. 1994
2. J.S. Denker. A review of adiabatic computing. Proceedings of the 1994 Symposium on Low-Power Electronics/Digest of Technical Papers, pages 94-97, Oct. 1994
3. S.G. Younis and T.F. Knight. Practical implementation of charge recovering asymptotically zero power CMOS. Proceedings of 1993 Symposium on Intergrated Systems, pages 234-250, 1993
4. C.H. Ziesler, J. Kim, V.S. Sathe, and M.C. Papaefthymiou. A 225 MHz resonant clocked ASIC chip. Proceedings of the 2003 International Symposium on ISLPED, pages 48-53, Aug. 2003
5. G. Gerosa, M. Alexander, J. Alvarez, C. Croxton, M. D'Addeo, A.R. Kennedy, C. Nicoletta, J.P. Nissen, R. Philip, P. Reed, H. Sanchez, S.A. Taylor, and B. Burgess. A 250-MHz 5-W PowerPC microprocessor with on-chip L2 cache controller. IEEE Journal of Solid-State Circuits, vol. 32, issue 11, pages 1635-1649, Nov. 1997
6. C. Akrout, J. Bialas, M. Canada, D. Cawthron, J. Corr, B. Davari,R. Floyd, S. Geissler, R. Goldblatt, R. Houle, P. Kartschoke,D. Kramer, P. McCormick, N. Rohrer, G. Salem, R. Schulz, L. Su, and L. Whitney. A 480-MHz RISC microprocessor in a 0.12-μm Leff CMOS technology with copper interconnects. IEEE Journal of Solid-State Circuits, vol. 33, issue 11, pages 1609-1616, Nov. 1998
7. M. Kamon, M. Tsuk, and J. White. FastHenry: a multipole-accelerated 3-D inductance extraction program. IEEE Trans. on Microwave Theory and Techniques, vol. 42, issue 9, pages 1750-1758, Sept. 1994
8. C.H. Ziesler, J. Kim, and M.C. Papaefthymiou. Energy recovering ASIC design. Proceedings of 2003 IEEE Computer Society Annual Symposium on VLSI, 20-21, pages 133-138, Feb. 2003
9. nd ed., 1989
10. M.A. Azadpour and T.S. Kalkur. VLSI Interconnect modeling at multi-GHz frequencies incorporating inductance. Southwest Symposium on Mixed-signal Design, pages 54-59, Feb. 2003
11. S.C. Chan, K.L. Shepard, and P.J. Restle. Design of resonant global clock distributions. Proceedings of International Conference on Computer Design, pages 248-253, Oct. 2003