VLSI interconnect modeling at multi-GHz frequencies incorporating inductance

2003 Southwest Symposium on Mixed-Signal Design, SSMSD 2003

Volumn , Issue , 2003, Pages 54-59

  Azadpour, M A ^a   Kalkur, T S ^a  

^a University of Colorado at Colorado Springs   (United States)

Author keywords

Clocks; Data mining; Delay; Frequency; Impedance; Inductance; Integrated circuit interconnections; Springs; Very large scale integration; Wire

Indexed keywords

CLOCKS; DATA MINING; ELECTRIC IMPEDANCE; INDUCTANCE; MIXED SIGNAL INTEGRATED CIRCUITS; SPRINGS (COMPONENTS); VLSI CIRCUITS; WIRE;

ANALYSIS METHOD; DELAY; DOMINANT FACTOR; FREQUENCY; GHZ FREQUENCIES; INTEGRATED CIRCUIT INTERCONNECTIONS; INTERCONNECT DELAY; VLSI INTERCONNECTS;

INTEGRATED CIRCUIT INTERCONNECTS;

EID: 4344673443     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SSMSD.2003.1190396     Document Type: Conference Paper

References (14)

1. E. Friedman, "Clock Distribution Networks in Synchronous Digital Integrated Circuits", Invited paper, Proc. of the IEEE, No.5, May 2001.pp.3-14.
2. F. Ishihara, C. Klingner, K. Agawa"Clock Design of 300MHz 128-bit 2-way Superscalar μ-processor", Proc. of DAC00,2000,p.647-52.
3. R. Tsay, "Exact Zero Skew", Proc. International Conf. on CAD, 1991, pp. 336-339.
4. T. Chao, Y Hsu, J. Ho, "Zero-Skew Clock net Routing", Proc. of 29th ACM/IEEE DAC,1992, pp.518-523.
5. D. Velenis, E. Friedman, M. Ppaefthymiou,"A clock Tree Topology Extraction Algorithm For Improving The Tolerance of Clock Distribution Networks to Delay Uncertainly", ISCAS 2001,pp.422-425.
6. J. Burkis, "Clock Tree Synthesis for High Performance ASICs", ASIC Conf. & Exh., Proc. 4th Annual IEEE International,1991,pp.9-8/1-3.
7. S. Wu, B. Liew.K. Young, C. Yu, S. Sun, "Analysis of Interconnect Delay for 0.18um Technology and Beyond",IITC-99,pp.68-69.
8. M. Anthony, M. Darley,"Interconnect Inductance Effects on Delay and Cross Talks for Long on-Chip Nets With Fast Input Slew Rates", ISCAS'98,1998,pp. 248-251.
9. F. Grover, Inductance Calculations Working Formulas and Tables, 1945,Dover Pub., NY.
10. A.E. Ruheli,"Induct. Cal. In a Complex IC Env", IBM J. of Res., July 1972, pp. 470-480.
11. Y. Massoud, J. Kawa, D. MacMillen, J. White"Modeling and Analysis of Differential Signaling for Minimizing Inductance Cross-Talk", DAC 2001,pp.804-809.
12. M. Kamon, L. Silveira, C. Smithhister, J.White, FastHenry User's Guide, Research Lab. of Electronics, MIT, Cambridge, MA, 1996.
13. Y. Lu, M. Celik, T. Young, L. Pileggi,"Min/Max On-Chip Inductance Models and Delay Metrics", DAC 2001, p.341-346,2001.
14. B. Kleveland,Xiaoning Qi, Liam Madden, Takeshi Furusawa, Robert W. Dutton, Mark A. Horowitz, S. Simon Wong,"High-Freq. Characterization of on-Chip Digital Interconnects",IEEE Journal of Solid-State Circuits, Vol37, No.6,June 2002.pp.345-351.