Low-power 5 GHz LNA and VCO in 90 nm RF CMOS

IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Volumn , Issue CIRCUITS SYMP., 2004, Pages 372-375

  Linten, D ^b   Aspemyr, L ^c,d   Jeamsaksiri, W ^a   Ramos, J ^a   Mercha, A ^a   Jenei, S ^a   Thijs, S ^a   Garcia, R ^a   Jacobsson, H ^c   Wambacq, P ^b   Donnay, S ^a   Decoutere, S ^a  

^a IMEC   (Belgium)

^b VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

^c Ericsson Microwave Systems AB   (Sweden)

^d LUND UNIVERSITY   (Sweden)

Author keywords

90 nm; LNA; Low power; RF CMOS; VCO

Indexed keywords

90 NM; FEEDBACK CAPACITORS; LOW-POWER; RF CMOS;

ASPECT RATIO; ELECTRIC IMPEDANCE; MIM DEVICES; PERSONAL DIGITAL ASSISTANTS; SILICON; SPURIOUS SIGNAL NOISE; VARIABLE FREQUENCY OSCILLATORS;

CMOS INTEGRATED CIRCUITS;

EID: 4544375267     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. V.C. Venezia et al., "The RF potential of high-performance 100nm CMOS technology", ESSDERC 2002 conf. Proceedings, p. 491-494.
2. A.J. Scholten et al., "Noise modeling for RF CMOS circuit simulation" IEEE J. Transactions on Electron Devices 50, 2003, pp. 618-632.
3. MM11: www.semiconductors.philips.com/Philips_Models.
4. D. Linten, et al., "Design-driven optimisation of a 90 nm RF CMOS process by use of elevated source/drain", ESSDERC 2003 conf. Proceedings, pp 43-.46.
5. D. K. Shaeffer and T. H. Lee, "A 1.5-V 1.5-GHz CMOS: Low noise amplifier," IEEE J. Solid-State Circuits, vol. 32, pp. 745-759, May 1997.
6. J. Chen, and B. Shi, "Impact of Intrinsic Channel Resistance on Noise Performance of CMOS LNA", IEEE Electron Device Letters, vol. 23, No.1, January 2002, pp. 34-36.
7. D. Leenaerts, J. van der Tang and C. Vaucher "Circuit design for RF transceivers", Kluwer Academic Publishers, 2001.
8. D. Leeson. "A simple model of feedback oscillator noise spectrum", Proceedings of IEEE, vol. 54, pp. 329-330, Feb 1966.
9. E. Hegazi, H. Sjöland and A.A. Abidi, "A filtering technique to lower LC oscillator phase noise", IEEE Journal of Solid-State Circuits, vol. 36, pp. 1921-1930, Dec. 2001.
10. A. Hajimiri, and T. H. Lee, "The design of low-noise oscillators", Kluwer Academic Publishers, 1999.
11. R. Brederlow et al., "A mixed signal design roadmap", IEEE Design & Test of Computers, Vol. 18, No. 6, Nov.-Dec. 2001 pp. 34-46.
12. H.W. Chiu, and S.S. Lu, "A 2.17 dB NF, 5 GHz Band monolitic CMOS LNA with 10 mW DC power consumption", VLSI Circuits symposium 2002, pp226-229.
13. E. H. Westerwick, "A 5 GHz Band low-noise amplifier with a 2.5 dB noise figure", IEEE International symposium on VLSI Technology, Systems, and Application, 2001, pp. 224-227.
14. T. K. K. Tsang, and M. El-Gamal, "Gain and frequency controllable sub-1V 5.8 GHz CMOS LNA", ISCAS 2002, Vol. 4., pp.795-798, May 2002.
15. A. D. Berny, A. M. Niknejad, and R. G. Meyer. "A wideband low-phase-noise CMOS VCO" IEEE Custom Integrated Circuits Conference Conf. Proceedings, 2003.
16. N. Troedsson, H. Sjöland. "High performance 1 V 2.4 GHz. CMOS VCO" IEEE Asia-Pacific Radio and Wireless Conference Conf. Proceedings, 2002. pp. 185-188.
17. J. Bhattacharjee, D. Mkherjee, E. Gebara, S. Nuttinck, J Laskar, "A 5.8 GHz fully integrated low-power phase noise CMOS LC VCO for WLAN applications". IEEE MTT-S, Vol. 1, 2002, pp. 585-588.
18. P. Adreani and H. Sjoland, "A 2.2 GHz CMOS VCO with inductive degeneration noise suppression". IEEE CICC, 2001. pp 197-200.
19. D. Ham and A. Hajimiri, "Concepts and methods in optimization of integrated LC VCOs". IEEE J. Solid-State Circuits, Vol. 36, No. 6, June 2001.
20. C. -M Hung et al., "A 25.9-GHz voltage-controlled oscillator fabricated in a CMOS process". VLSI Circuits Symposium 2000, pp.100-101.
21. D. Linten, et al., "Influence of Back-end architectures on the performance of RF CMOS VCOs", SSMSD 2003, pp 150-155.