Influence of back-end architectures on the performance of RF CMOS VCOs

2003 Southwest Symposium on Mixed-Signal Design, SSMSD 2003

Volumn , Issue , 2003, Pages 150-155

  Linten, D ^a,b   Jenei, S ^a,c   Carchon, G ^a   Wambacq, P ^a   Soens, C ^a   Decoutere, S ^a   Donnay, S ^a   De Raedt, W ^a  

^a IMEC   (Belgium)

^b VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

^c UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Aluminum; Artificial intelligence; CMOS technology; Costs; Phase noise; Q factor; Radio frequency; Space technology; Thin film inductors; Voltage controlled oscillators

Indexed keywords

ALUMINUM; ARTIFICIAL INTELLIGENCE; CIRCUIT OSCILLATIONS; CMOS INTEGRATED CIRCUITS; COSTS; OSCILLISTORS; PHASE NOISE; Q FACTOR MEASUREMENT; SILICON WAFERS; VARIABLE FREQUENCY OSCILLATORS;

CMOS TECHNOLOGY; Q-FACTORS; RADIO FREQUENCIES; SPACE TECHNOLOGIES; THIN FILM INDUCTORS;

MIXED SIGNAL INTEGRATED CIRCUITS;

EID: 4544371641     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SSMSD.2003.1190415     Document Type: Conference Paper

References (11)

1. G. Carchon, et al., "Multilayer Thin-Film MCM-D for the Integration of High-Performance RF and Microwave Circuits," IEEE Transactions on Components and Packaging Technologies, vol. 24, pp. 510-519, 2001.
2. P. Wambacq, et al., "Chip-package co-design of a 5 GHz RF front-end for WLAN", Digest of Technical Papers IEEE International Solid-State Circuits Conference, 2000, ISSCC. 2000, pp. 318-319.
3. G. Carchon, et al., "High-Q inductors on low resistivity silicon through wafer post-processing," presented at IMAPS, Denver, CO, pp. 604-609, September 4-6, 2002.
4. V.C. Venezia, et al., "RF potential of High performance 100nm CMOS technology", Proc. of ESSDERC 2002, pp. 491-494.
5. S.Jenei, et al.,"Ad-on Cu/SiLK™ Module for High Q Inductors", IEEE Electron Device Letters, April 2002 vol.23, no. 4, pp.173-176.
6. G. Carchon, et al., "High-Q RF Inductors on Standard Si Realized using Wafer-Level Packaging Techniques", presented at IEEE MTT-S, Philadelphia, PE, June 8-13, 2003, accepted for publication.
7. S. Jenei, et al., "Analysis, modeling and optimization of integrated passive components with RF capabilities in CMOS and BICMOS technologies", Proc. MWEE Workshop New Technologies for RF, April 2000, London, UK.
8. J.J. Rael, et al., "Physical processes of phase noise in differential LC oscillators", Proc. of IEEE Custom Integrated Circuits Conference CICC, 2000, pp.569-572.
9. A.J. Scholten, et al., "Compact modeling for RF CMOS circuit simulation", SISPAD 2001,pp. 194-201.
10. J.N. Burghartz, et al,,"RF components implemented in an analog SiGe bipolar technology", Bipolar/BiCMOS Circuits and Technology Meeting, 1996., Proceedings of the 1996, 29 Sep-1 Oct 1996 pp. 138-141.
11. R. Brederlow, et al., "A Mixed-Signal Design Road Map", IEEE Design & Test of Computers, Nov/Dec 2001, pp. 34-46.