Application specific compiler/architecture codesign: A case study

Joint COnference on Languages, Compilers and Tools for Embedded Systems and Software and Compilers for Embedded Systems

Volumn , Issue , 2002, Pages 185-193

  Wahlen, Oliver ^a   Glökler, Tilman ^a   Nohl, Achim ^a   Hoffmann, Andreas ^a   Leupers, Rainer ^a   Meyr, Heinrich ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

Architecture exploration; ASIP; Retargetable compiler

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; COMPUTER PROGRAMMING; DIGITAL SIGNAL PROCESSING;

RETARGETABLE COMPILERS;

PROGRAM COMPILERS;

EID: 0036976739     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (29)

1. A. Fauth and J. Van Praet and M. Freericks. Describing Instruction Set Processors Using nML. In Proc. of the European Design and Test Conference (ED & TC), Mar. 1995.
2. A. Halambi and P. Grun and V. Ganesh and A. Khare and N. Dutt and A. Nicolau. EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability. In Proc. of the Conference on Design, Automation & Test in Europe (DATE), Mar. 1999.
3. A. Hoffmann and T. Kogel and A. Nohl and G. Braun and O. Schliebusch and O. Wahlen and A. Wieferink and H. Meyr. A Novel Methodology for the Design of Application Specific Instruction Set Processors (ASIP) Using a Machine Description Language. IEEE Transactions on Computer-Aided Design, 20(11):1338-1354, Nov. 2001.
4. A. Hoffmann and T. Kogel and H. Meyr. A Framework for Fast Hardware-Software Co-simulation. In Proc. of the Conference on Design, Automation & Test in Europe (DATE), Mar. 2001.
5. ACE - Associated Computer Experts bv. The COSY Compiler Development System http://www.ace.nl.
6. Achim Nohl and Gunnar Braun and Oliver Schliebusch and Rainer Leupers and Heinrich Meyr. A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation. In Proc. of the Design Automation Conference (DAC), Jun. 2002.
7. Adelante Technologies. AR\T Designer http://www.adelantetechnologies.com.
8. Algorithmics Ltd. Tools and Services for MIPS Developers http://www.algor.co.uk.
9. C. Kozyrakis and D. Judd and J. Gebis and S. Williams and D. Patterson and K. Yelick. Hardware/Compiler Codevelopment for an Embedded Media Processor. Proc. of the IEEE Microprocessor Architecture & Compiler Technology, 89(11):1694-1709, Nov. 2001.
10. D. Patterson and J. Hennessy. Computer Organization & Design: The Hardware/Software Interface. Morgan Kaufmann Publishers Inc., 1998. Second Edition.
11. G. Hadjiyiannis and S. Hanono and S. Devadas. ISDL: An Instruction Set Description Language for Retargetability. In Proc. of the Design Automation Conference (DAC), Jun. 1997.
12. H. Krim and M. Viberg. Two decades of array signal processing research. IEEE Signal Processing Magazine, pages 67-95, Jul. 1996.
13. Improv. Jazz http://www.improvsys.com.
14. J. Teich and R. Weper. A Joined Architecture/Compiler Design Environment for ASIPs. In Proc. of the Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES), Nov. 2000.
15. L. Wehmeyer and M. K. Jain and S. Steinke and P. Marwedel and M. Balakrishnan. Analysis of the Influence of Register File Size on Energy Consumption, Code Size, and Execution Time. IEEE Transactions on Computer-Aided Design, 20(11):1329-1337, Nov. 2001.
16. R. Leupers. Retargetable Code Generation for Digital Signal Processors. Kluwer Academic Publishers, Boston, June 1997. ISBN 0-7923-9958-7.
17. LISATek Inc. http://www.lisatek.com.
18. M. Itoh and S. Higaki and J. Sato and A. Shiomi and Y. Takeuchi A. Kitajima and M. Imai. PEAS-III: An ASIP Design Environment. In Proc. of the Int. Conf. on Computer Design (ICCD), Sep. 2000.
19. P. Paulin. Towards Application-Specific Architecture Platforms: Embdedded Systems Design Automation Technologies. In Proc. of the Euro Micro, Apr. 2000.
20. R. Leupers and P. Marwedel. Retargetable Code Compilation based on Structural Processor Descriptions. Design Automation for Embedded Systems, 3(1): 1-36, Jan. 1998. Kluwer Academic Publishers.
21. R.M. Stallman. Using and Porting the GNU Compiler Collection. Free Software Foundation, gcc-2.95 edition, Jul. 1999.
22. S. Aditya and B. R. Rau and V. Kathail. Automatic Architectural Synthesis of VLIW and EPIC Processors. In Proc. of the Int. Symposium on System Synthesis (ISSS), pages 107-113, Nov. 1999.
23. S. Onder and R. Gupta. Automatic Generation of Microarchitecture Simulators. In Proc. of the International Conference on Computer Languages (ICCL), pages 80-89, May 1998.
24. Synopsys. http://www.synopsys.com.
25. T. Conte and S. Banerjia and S. Larin and K. Menezes and S. Sathaye. Instruction Fetch Mechanisms for VLIW Architectures with Compressed Encodings. In Proc. of the 29th Symposium on Microarchitecture, Dec. 1996.
26. Target Compiler Technologies. CHESS/CHECKERS http://www.retarget.com.
27. Tensilica. Xtensa http://www.tensilica.com.
28. The Open SystemC Initiative (OSCI). Functional Specifcation for SystemC 2.0 http://www.systemc.org.
29. Trimaran. An Infrastructure for Research in Instruction-Level Parallelism http://www.trimaran.com.