메뉴 건너뛰기




Volumn , Issue , 2004, Pages 3-4

Intrachip global interconnects and the saturation of Moore's Law

Author keywords

[No Author keywords available]

Indexed keywords

INTERCHIP GLOBAL INTERCONNECTS; MOORE'S LAW; RED BRICK WALL; SYSTEM-LEVEL-INTERCONNECT MODELING;

EID: 4544274265     PISSN: 10994742     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (7)

References (12)
  • 1
    • 4544293176 scopus 로고    scopus 로고
    • Semiconductor Industry Association ITRS, 2003 Edition
    • Semiconductor Industry Association ITRS, 2003 Edition.
  • 2
    • 0033903824 scopus 로고    scopus 로고
    • A global wiring paradigm for deep subrnicron design
    • D. Sylvester, et al., "A global wiring paradigm for deep subrnicron design," IEEE Trans. on CAD, Vol.19, No. 2.
    • IEEE Trans. on CAD , vol.19 , Issue.2
    • Sylvester, D.1
  • 3
    • 85086353593 scopus 로고    scopus 로고
    • Interconnect opportunities for gigascale Integration
    • J. D. Meindl, et al., "Interconnect opportunities for gigascale Integration," IBM Journal of Research. & Development, Vol. 64, No. 2/3.
    • IBM Journal of Research. & Development , vol.64 , Issue.2-3
    • Meindl, J.D.1
  • 4
    • 33646922057 scopus 로고    scopus 로고
    • The future of wires
    • R. Ho, et al., "The Future of Wires," Proc. of IEEE, Vol. 89, No. 4.
    • Proc. of IEEE , vol.89 , Issue.4
    • Ho, R.1
  • 6
    • 0019565820 scopus 로고
    • Wire length distribution for placement of computer logic
    • W.E. Donath, "Wire length distribution for placement of computer logic," IBM J. Res. & Dev.,Vol. 25, 1981.
    • (1981) IBM J. Res. & Dev. , vol.25
    • Donath, W.E.1
  • 7
    • 0032026510 scopus 로고    scopus 로고
    • A stochastic wire length distribution for gigascale integration - Part I
    • J Davis, et al., "A stochastic wire length distribution for gigascale integration - part I," IEEE Trans. Electron Dev., Vol. 45, No. 3.
    • IEEE Trans. Electron Dev. , vol.45 , Issue.3
    • Davis, J.1
  • 8
    • 0034459842 scopus 로고    scopus 로고
    • The interpretation and application of Rent's rule
    • P. Christie, et al., "The interpretation and application of Rent's rule," IEEE Trans. on VLSI, Vol. 8, No. 6.
    • IEEE Trans. on VLSI , vol.8 , Issue.6
    • Christie, P.1
  • 9
    • 4544322817 scopus 로고    scopus 로고
    • An application specific interconnect fabric for Intrachip global communication
    • M. W. Haney, el al, "An application specific interconnect fabric for Intrachip global communication," Proc. of InterPAC, 2003.
    • (2003) Proc. of InterPAC
    • Haney, M.W.1
  • 10
    • 0034459340 scopus 로고    scopus 로고
    • Prediction of net length distribution for global Interconnects in heterogeneous SOCs
    • P. Zarkesh-Ha, et al., "Prediction of net length distribution for global Interconnects in heterogeneous SOCs," IEEE Trans. VLSI, Vol. 8, No. 6.
    • IEEE Trans. VLSI , vol.8 , Issue.6
    • Zarkesh-Ha, P.1
  • 11
    • 4544296548 scopus 로고    scopus 로고
    • Efficient representation of interconnection length distribution using generating polynomials
    • D. Stroobandt, "Efficient representation of interconnection length distribution using generating polynomials," Proc. IEEE/ACM SLIP, 2001.
    • (2001) Proc. IEEE/ACM SLIP
    • Stroobandt, D.1
  • 12
    • 4544338939 scopus 로고    scopus 로고
    • Multi-scale free-space optical interconnects for intrachip global communications
    • submitted to June
    • M J McFadden, et. al, "Multi-scale free-space optical interconnects for intrachip global communications," submitted to IEEE-LEOS Workshop on Opt Interconnects and VLSI Photonics, June 2004.
    • (2004) IEEE-LEOS Workshop on Opt Interconnects and VLSI Photonics
    • McFadden, M.J.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.