|
Volumn , Issue , 2004, Pages 3-4
|
Intrachip global interconnects and the saturation of Moore's Law
a a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
INTERCHIP GLOBAL INTERCONNECTS;
MOORE'S LAW;
RED BRICK WALL;
SYSTEM-LEVEL-INTERCONNECT MODELING;
BENCHMARKING;
CAPACITANCE;
INTEGRATED CIRCUITS;
MATHEMATICAL MODELS;
METRIC SYSTEM;
MICROOPTICS;
PROBABILITY;
PROBABILITY DENSITY FUNCTION;
PROGRAM PROCESSORS;
SEMICONDUCTOR MATERIALS;
OPTICAL INTERCONNECTS;
|
EID: 4544274265
PISSN: 10994742
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (7)
|
References (12)
|