Instruction level and operating system profiling for energy exposed software

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 11, Issue 6, 2003, Pages 1044-1057

  Sinha, Amit ^a   Ickes, Nathan ^a   Chandrakasan, Anantha P ^a  

^a Department of Electrical Engineering and Computer Science   (United States)

Author keywords

Instruction current profiling; Low power; Software energy; System level energy management

Indexed keywords

COMPUTER OPERATING SYSTEMS; ERROR ANALYSIS; ESTIMATION; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; PORTABLE EQUIPMENT; REAL TIME SYSTEMS; SOFTWARE ENGINEERING;

SOFTWARE DESIGN; SOFTWARE ENERGY MANAGEMENT;

ELECTRIC POWER SUPPLIES TO APPARATUS;

EID: 0742286406     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2003.819569     Document Type: Article

References (29)

1. Moore's Law [Online]. Available: http://www.intel.com/intel/museum/25anniv/hof/moore.-htm
2. A. Chandrakasan and R. Brodersen, Low-Power CMOS Design. Piscataway, NJ: IEEE Press, 1998.
3. S. Santhanam et al., "A low-cost, 300-MHz, RISC CPU with attached media processor," IEEE J. Solid-State Circuits, vol. 33, pp. 1829-1839, Nov. 1998.
4. T. Xanthopoulos and A. Chandrakasan, "A low-power DCT core using adaptive bit-width and arithmetic activity exploiting signal correlations and quantizations," presented at the Proc. Symp. VLSI Circuits, June 1999.
5. J. Goodman, A. P. Dancy, and A. P. Chandrakasan, "An energy/security scalable encryption processor using an embedded variable voltage DC/DC converter," IEEE J. Solid-State Circuits, vol. 33, pp. 1799-1809, Nov. 1998.
6. D. Stepner, N. Rajan, and D. Hui, "Embedded application design using a real-time OS," in Proc. DAC 1999, New Orleans, LA, pp. 151-156.
7. Intel VTune Performance Analyzer [Online]. Available: http://developer.intel.com/software-/products/vtune/index.htm
8. JouleTrack - A Web Based Tool for Software Energy Profiling [Online]. Available: http://www-mtl.mit.edu/research/anantha/jouletrack/JouleTrack/
9. A. Sinha and A. Chandrakasan, "JouleTrack - A web based tool for software energy profiling," presented at the Proc. 38th Design Automation Conf., Las Vegas, NV, June 2001.
10. The MIT μAMPS Project [Online]. Available: http://www-mtl.mit.edu/research/icsystems-/uamps/
11. V. Tiwari, S. Malik, and A. Wolfe, "Power analysis of embedded software: A first step toward software power minimization," IEEE Trans. VLSI Syst., vol. 2, pp. 437-445, Dec. 1994.
12. J. T. Russell and M. F. Jacome, "Software power estimation and optimization for high performance, 32-bit embedded processors," in Proc. Int. Conf. Computer Design, 1998, pp. 328-333.
13. H. Mehta, R. M. Owens, and M. J. Irwin, "Instruction level power profiling," in Proc. ICASSP, 1996, pp. 3326-3329.
14. T. K. Tan, A. Raghunathan, G. Lakshminarayana, and N. K. Jha, "High-level software energy macro-modeling," in Proc. Design Automation Conf., 2001, pp. 605-610.
15. H. Cheng-Ta, C. Lung-Sheng, and M. Pedram, "Microprocessor power analysis by labeled simulation," in Proc. Design Automation Test Conf., Europe, 2001, pp. 182-189.
16. T. Simunic et al., "Dynamic voltage scaling and power management for portable systems," in Proc. Design Automation Conf., 2001, pp. 524-529.
17. L. Yung-Hsiang and G. Micheli, "Comparing system level power management policies," IEEE Des. Test Comput., vol. 18, pp. 10-19, Mar.-Apr. 2001.
18. Intel StrongARM Processors [Online]. Available: http://developer.intel.com/design/strong-/sa1100.htm
19. Hitachi SuperH Processors [Online]. Available: http://www.superh.com/
20. J. M. Rabaey, Digital Integrated Circuits: A Design Perspective. Englewood Cliffs, NJ: Prentice-Hall, 1996.
21. J. Sheu et al., "BSIM: Berkeley short-channel IGFET model for MOS transistors," IEEE J. Solid-State Circuits, vol. SC-22, pp. 558-566, Aug. 1987.
22. R. X. Gu and M. I. Elmasry, "Power dissipation analysis and optimization of deep submicron CMOS digital circuits," IEEE J. Solid State Circuits, vol. 31, pp. 707-713, May 1996.
23. The eCos Operating System [Online]. Available: http://www.redhat.com/ecos
24. A. Sinha, "Energy Efficient Operating Systems and Software," Ph.D. dissertation, Massachusetts Inst. Technology, Cambridge, July 2001.
25. V. Gutnik and A. P. Chandrakasan, "An embedded power supply for low-power DSP," IEEE Trans. VLSI Syst., vol. 5, pp. 425-435, Dec. 1997.
26. A. Sinha and A. Chandrakasan, "Dynamic power management in wireless sensor networks," IEEE Des. Test Comput., pp. 62-75, Mar.-Apr. 2001.
27. R. Min, M. Bhardwaj, S. Cho, A. Sinha, E. Shih, A. Wang, and A. Chandrakasan, "An architecture for a power-aware distributed microsensor node," presented at the Proc. IEEE Workshop Signal Processing Systems (SiPS), Lafayette, LA, Oct. 2000.
28. A. Sinha and A. Chandrakasan, "Dynamic voltage scheduling using adaptive filtering of workload traces," presented at the Proc. 14th Int. Conf. VLSI Design, Bangalore, Karnataka, India, Jan. 2001.
29. Intel StrongARM SA-1100 Microprocessor Developer's Manual.