Statistical modeling for the minimum standby supply voltage of a full SRAM array

ESSCIRC 2007 - Proceedings of the 33rd European Solid-State Circuits Conference

Volumn , Issue , 2007, Pages 400-403

  Wang, Jiajing ^a   Singhee, Amith ^b   Rutenbar, Rob A ^b   Calhoun, Benton H ^a  

^a UNIVERSITY OF VIRGINIA   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA RETENTION VOLTAGE (DRV); EUROPEAN; GENERALIZED PARETO DISTRIBUTION (GPD); HIGH ACCURACY; INDIVIDUAL (PSS 544-7); LEAKAGE POWER REDUCTION; LOWER BOUNDS; MEMORY ARRAYS; MONTE CARLO SIMULATION (MCS); NEW MODEL; SOLID-STATE CIRCUITS CONFERENCE; STATIC NOISE MARGIN (SNM); STATISTICAL DISTRIBUTIONS; STATISTICAL MODELLING; SUPPLY VOLTAGES; SUPPLY-VOLTAGE SCALING; WITHIN DIE (WID);

EID: 44849133673     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2007.4430327     Document Type: Conference Paper

References (8)

1. R. Krishnamurthy, et al., "High-performance and low-power challenges for sub-70 nm microprocessor circuits," CICC, 2002.
2. H. Qin, et. al., "SRAM leakage suppression by minimizing standby supply voltage," ISQED, 2004.
3. A. Singhee and R. A. Rutenbar, "Statistical Blockade: A novel method for very fast Monte Carlo simulation of rare circuit events, and its application," DATE, 2007.
4. E. Seevinck, F. List, and J. Lohstroh, "Static noise margin analysis of MOS SRAM cells," JSSC, vol. SC-22, no. 5, pp. 748-754, Oct. 1978.
5. B. Calhoun and A. Chandrakasan, "Static noise margin variation for sub-threshold SRAM in 65-nm CMOS", JSSC, vol. 41, No. 7, pp. 1673-1679, July 2006.
6. J. Ryan, J. Wang, and B. Calhoun, "Analyzing and modeling process balance for sub-threshold circuit design," GLSVLSI, 2007.
7. J. W. Tschanz, J. T. Kao, et. al, "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage", JSSC, vol. 37, No. 11, pp. 1396-1402, Nov 2002.
8. A. Asenov, et.al, "Simulation of intrinsic parameter fluctuations in decananometer and nanometer-Scale MOSFETs," IEEE Trans. Electron Devices 50, pp.1837-1852, 2003.