Improved design debugging using maximum satisfiability

Proceedings - Formal Methods in Computer Aided Design, FMCAD 2007

Volumn , Issue , 2007, Pages 13-19

  Safarpour, Sean ^a   Mangassarian, Hratch ^a   Veneris, Andreas ^a   Liffiton, Mark H ^b   Sakallah, Karem A ^b  

^a UNIVERSITY OF TORONTO   (Canada)

^b Department of Ecology and Evolutionary Biology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; COMPUTER AIDED DESIGN; EMBEDDED SYSTEMS; ERROR ANALYSIS;

AUTOMATED TECHNIQUES; CURRENT STATE; EMPIRICAL RESULTS; ERROR SOURCES; MANUAL TASKS; MAX SAT; MAXIMUM SATISFIABILITY; NOVEL DESIGN; ORDERS-OF-MAGNITUDE; PRE PROCESSING STEP; RUN TIME; SOC DESIGNS; TIME CONSUMING;

FORMAL METHODS;

EID: 44649101570     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FAMCAD.2007.26     Document Type: Conference Paper

References (11)

1. M. Abramovici, M. Breuer, and A. Friedman, Digital Systems Testing and Testable Design. Computer Science Press, 1990.
2. M. Abramovici, P. R. Menon, and D. T. Miller, "Critical path tracing -an alternative to fault simulation," in DAC '83: Proceedings of the 20th conference on Design automation, 1983, pp. 214-220.
3. M. F. Ali, S. Safarpour, A. Veneris, M. Abadir, and R. Drechsler, "Post-verification debugging of hierarchical designs," in Int'l Conf. on CAD, 2005, pp. 871-876.
4. P. Bjesse and A. Boralv, "DAG-aware circuit compression for formal verification," in Int'l Conf. on CAD, 2004, pp. 42-49.
5. M. Fahim Ali, A. Veneris, S. Safarpour, R. Drechsler, A. Smith, and M.S.Abadir, "Debugging sequential circuits using Boolean satisfiability," in Int'l Conf. on CAD, 2004, pp. 204-209.
6. S.-Y. Huang, "A fading algorithm for sequential fault diagnosis," in DFT '04: Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium on (DFT'04), 2004, pp. 139-147.
7. A. Kuehlmann, V. Paruthi, F. Krohm, and M. Ganai, "Robust Boolean reasoning for equivalence checking and functional property verification," IEEE Trans. on CAD, vol. 21, no. 12, pp. 1377-1394, 2002.
8. M. Liffiton and K. A. Sakallah, "On Finding AU Minimally Unsatisfiable Subformulas," in Int'l Conf. on Theory and Applications of Satisfiability Testing, 2005, pp. 32-43.
9. OpenCores.org, "http://www.opencores.org," 2006.
10. A. Smith, A. Veneris, M. F. Ali, and A. Viglas, "Fault diagnosis and logic debugging using Boolean satisfiability," IEEE Trans. on CAD, vol. 24, no. 10, pp. 1606-1621, 2005.
11. A. Veneris and I. N. Hajj, "Design error diagnosis and correction via test vector simulation," IEEE Trans. on CAD, vol. 18, no. 12, pp. 1803-1816, 1999.