Efficient power/ground network analysis for power integrity-driven design methodology

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 177-180

  Wu, Su Wei ^a   Chang, Yao Wen ^b  

^a Elan Microelectronics Corporation   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Floorplanning; Power Ground Network

Indexed keywords

ALGORITHMS; COMPUTER AIDED ANALYSIS; COMPUTER SIMULATION; ELECTRIC RESISTANCE; ERROR ANALYSIS; NETWORKS (CIRCUITS); PRODUCT DESIGN; THRESHOLD VOLTAGE;

DESIGN METHODOLOGY; FLOORPLANNING; POWER/GROUND NETWORK; VOLTAGE DROP;

ELECTRIC POWER SYSTEMS;

EID: 4444373736     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996617     Document Type: Conference Paper

References (12)

1. S. Chowdhury and M. A. Breuer, "Optimum Design of IC Power/Ground Nets Subject to Reliability Constraints," IEEE Trans. of Computer-Aided Design, vol. 7, no. 7, pp. 787-796, July 1988
2. A. Dharchoudhury et al. "Design and analysis of power distribution networks in PowerPC microprocessors," Proc. DAC, pp.738-743, June 1998.
3. R. Dutta and M. Marek-Sadowska, "Automatic sizing of power/ground (P/G) networks in VLSI," Proc. DAC. pp.783-786, June 1989.
4. K. H. Erhard, F. M. Johannes, R. Dachauer, "Topology Optimization Techniques for Power/Ground Networks in VLSI," Proc. EURO-DAC, pp362-367, 1992.
5. I. M. Liu, H. M. Chen, T. L. Chou, Aziz, A., and Wong, D. F., "Integrated Power Supply Planning and Floorplannina," Proc. ASP-DAC. pp589-594, 2001
6. T. Mitsuhashi and E. S. Kuh, "Power and ground network optimization," Proc. DAC, pp. 524-529, 1992.
7. D. Stark and M. Horowitz. "Analyzing power supply networks using Ariel," Proc. Proc. DAC. pp.460-464, June 1988.
8. D. Stark and M. Horowitz, "Techniques for Calculating Currents and Voltages in VLSI Power Supply Networks," IEEE Tran. of Computer-Aided Design, vol. 9. no. 2. pp. 126-132. February 1990.
9. H. Su, K. H. Gala and S. Sapatnekar. "Fast Analysis and Optimization of Power/Ground Networks," Proc. ICCAD. pp.477-480, 2000.
10. X. Tan, C.-J. R. Shi, D. Lungeanu, J.-C. Lee, and L.-P. Yuan, "Reliability-Constrained Area Optimization of VLSI Power/Ground Networks Via Sequence of Linear Programming" Proc. DAC, pp.78-83, 1999.
11. X. Tan and C.-J. R. Shi, "Fast Power/Ground Network Optimization Based on Equivalent Circuit Modeling," Proc. DAC, pp550-554, 2001.
12. J. S. Yim, S. O. Bae, and C. M. Kyung, "A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs." Proc. DAC, pp. 766-771, 1999.