Data-stream-based computing: Models and architectural resources

Informacije MIDEM

Volumn 33, Issue 4, 2003, Pages 228-235

  Hartenstein, Reiner ^a  

^a Rheinland Pfälzische Technische Universität Kaiserslautern Landau   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ANTI MACHINES; DATAFLOW MACHINES; RECONFIGURABLE COMPUTING (RS); SOFTWARE PARTITIONING;

COMPUTER HARDWARE; COMPUTER SCIENCE; COMPUTER SOFTWARE; DATA REDUCTION; EDUCATION; EMBEDDED SYSTEMS;

INFORMATION TECHNOLOGY;

EID: 4444328068     PISSN: 03529045     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Conference Paper

References (60)

1. J. Becker, R. Hartenstein (invited paper): Configware and Morphware going Mainstream; Journal on System Architecture (JSA), 2003
2. Arvind et al.: A critique of Multiprocessing the von Neumann Style; Proc. ISCA 1983
3. G. Bell (keynote): All the Chips Outside: The Architecture Challenge; Proc. ISCA 2000
4. J. Hennessy: ISCA25: Looking Backward, Looking Forward; Proc. ISCA 1999
5. R. Hartenstein (invited paper): The Microprocessor is no more General Purpose, Proc. ISIS'97
6. R. Hartenstein (opening keynote): Are we really ready for the Break-through?; Proc. Reconfigurable Architectures Workshop (RAW 2003), Nice, France, April, 2003
7. R. Hartenstein (keynote): A Mead-&-Conway-like Breakthrough is overdue; Dagstuhl, July 2003
8. D. Gajski et al.: A second opinion on dataflow machines; Computer, Feb 1982
9. http://xputers.informatik.unikl.de/staff/hartenstein/lot/ ICECS2002Hartenstein.ppt
10. J. Becker et al.: Parallelization in Co-Compilation for Configurable Accelerators; Proc. ASP-DAC'98
11. coined within the Adaptive Computing Programme, funded by DARPA
12. A. DeHon: The Density Advantage of Reconfigurable Computing; Computer, April 2000
13. R. Hartenstein (embedded tutorial): A Decade of Research on Reconfigurable Architectures - a Visionary Retrospective; DATE 2001, Munich, March 2001
14. J. Becker, T. Pionteck, M. Glesner: An Application-tailored Dynamically Reconfigurable Hardware Architecture for Digital Baseband Processing; SBCCI 2000
15. http://pactcorp.com
16. V. Baumgarten, et al.: PACT XPP - A Self-Reconfigurable Data Processing Architecture; ERSA 2001
17. J. Becker, A. Thomas, M. Vorbach, G. Ehlers: Dynamically Reconfigurable Systems-on-Chip: A Core-based Industrial/Academic SoC Synthesis Project; IEEE Workshop Heterogeneous Reconfigurable SoC; April 2002, Hamburg, Germany
18. J. Cardoso, M. Weinhardt: From C Programs to the Configure-Execute Model; DATE 2003
19. M. Vorbach, J. Becker Reconfigurable Processor Architectures for Mobile Phones; Reconfigurable Architectures Workshop (RAW 2003), Nice, France, April, 2003
20. U. Nageldinger et al.: KressArray Xplorer: A New CAD Environment to Optimize Reconfigurable Datapath Array Architectures; Proc. ASP-DAC 2000.
21. U. Nageldinger et al.: Generation of Design Suggestions for Coarse-Grain Reconfigurable Architectures; Proc. FPL 2000
22. J. McCanny et al. (Editors): Systolic Array Processors; Prentice Hall; 1989
23. M. Foster, H. Kung: Design of Special-Purpose VLSI Chips: Example and Opinions. ISCA 1980
24. H. T. Kung: Why Systolic Architectures? IEEE Computer 15(1): 37-46 (1982)
25. R. Kress et al.: A Datapath Synthesis System for the Reconfigurable Datapath Architecture; ASP-DAC'95
26. J. Frigo, et al.: Evaluation of the streams-C C-to-FPGA compiler: an applications perspective; FPGA 2001
27. T. J. Callahan: Instruction-Level Parallelism for Reconfigurable Computing; FPL'98
28. E. Caspi, et al.: Extended version of: Stream Computations Organized for Reconfigurable Execution (SCORE): Proc. FPL'2000
29. T. Callahan: Adapting Software Pipelining for Reconfigurable Computing; CASES 2000
30. C. Chang, K. Kuusilinna, R. Broderson, J. Rabaey: The Biggascale Emulation Engine; summer retreat 2001, UC Berkeley
31. H. Kwok-Hay So, BEE: A Reconfigurable Emulation Engine for Digital Signal Processing Hardware; M.S. thesis, UC Berkeley, 2000
32. C. Chang, K. Kuusilinna, R. Broderson: The Biggascale Emulation Engine; FPGA 2002
33. A. Ast, et al.: Data-procedural Languages for FPL-based Machines; Proc. FPL'94
34. M. Herz et al.: (invited paper): Memory Organization for Data-Stream-based Reconfigurable Computing; Proc. ICECS 2002
35. J. Becker: A Partitioning Compiler for Computers with Xputer-based Accelerators; Ph. D. dissertation, Kaiserslautern University, 1997
36. F. Catthoor et al.: Data Access and Storage Management for Embedded Programmable Processors; Kluwer, 2002
37. F. Catthoor et al.: Custom Memory Management Methodology Exploration of Memory Organization for Embedded Multimedia Systems Design; Kluwer, 1998
38. P. Kjeldsberg, F. Catthoor, E. Aas: Data Dependency Size Estimation for use in Memory Organization; IEEE Trans. on CAD, 22/5 (July 2003)
39. M. Weber et al.: MOM - Map Oriented Machine; in: E. Chiricozzi, A. D'Amico: Parallel Processing and Applications, North-Holland, 1988
40. H. Reinig et al.: Novel Sequencer Hardware for High-Speed Signal Processing; Proc. Design Methodologies for Microelectronics, Smolenice, Slovakia, Sept.1995
41. A. Hirschbiel et al.: A Flexible Architecture for Image Processing; Microprocessing and Microprogramming, vol 21, pp 65-72, 1987
42. M. Weber et al.: MoM - a partly custom-designed architecture compared to standard hardware; IEEE CompEuro 1989
43. M. S. Lam: Software Pipelining: an effective scheduling technique for VLIW machines; ACM SIGPLAN Conf. PLDI, 1988
44. L. Lamport: The Parallel Execution of Do-Loops; CACM 17,2, Feb. 1974
45. D. Loveman: Program Improvement by Source-to-Source Transformation; J.ACM Jan 1977
46. W. Abu-Sufah et al.: On the Performance Enhancement of Paging Systems Through Program Analysis and Transformations; IEEE-Trans. C-30(5), (May 1981)
47. J. Allen. K. Kennedy: Automatic Loop Interchange; Proc. ACM SIGPLAN'84 Symp. on Compiler Construction, June 1984
48. K. Schmidt et al.: Automatic Parallelism Exploitation for FPL-based Accelerators; HICSS'98
49. N. Petkov: Systolic Parallel Processing; North-Holland; 1992
50. M. Budiu and S. Goldstein: Fast Compilation for Pipelined Reconfigurable Fabrics: FPGA'99
51. I. Page, W. Luk: Compiling occam into FPGAs; Proc. FPL 1991
52. J. Becker et al.: A General Approach in System Design Integrating Reconfigurable Accelerators; Proc. IEEE ISIS'96; Austin, TX, Oct. 9-11, 1996
53. M. Herz, et al.: A Novel Sequencer Hardware for Application Specific Computing;. ASAP'97
54. M. Herz: High Performance Memory Communication Architectures for Coarsegrained Reconfigurable Computing Systems; Dissertation 2001, Univ. Kaiserslautern
55. R. Hartenstein et. al. (invited reprint): A Novel ASIC Design Approach Based on a New Machine Paradigm; IEEE J.SSC, Volume 26, No. 7, July 1991
56. R. Hartenstein (keynote address): Data-Stream-based Computing and Morphware; Joint 33rd Speedup and 19th PARS workshop; Basel, Switzerland, March 2003
57. N. Ebisuzaki et al.; 1997 Astrophysical Journal, 480, pp. 432
58. R. Männer, R. Spurzem et al.: AHA-GRAPE: Adaptive Hydrodynamic Architecture - GRAvity PipE; Proc. FPL 1999
59. J.Becker (invited paper): Configurable Systems on Chip; Proc. ICECS 2002
60. J. Rabaey (keynote): Silicon platforms for the next generation wireless systems; FPL 2000