From C programs to the configure-execute model

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 576-581

  Cardoso, João M P ^a   Weinhardt, Markus ^b  

^a UNIVERSITY OF ALGARVE   (Portugal)

^b PACT XPP Technologies AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BEHAVIORAL DESCRIPTIONS; COMPUTATIONAL STRUCTURE; MAPPING TECHNIQUES; PERFORMANCE GAIN; PROCESSING PLATFORM; RECONFIGURATION OVERHEAD; SINGLE CONFIGURATION; TEMPORAL PARTITIONING;

C (PROGRAMMING LANGUAGE); COMPUTER SOFTWARE; EXHIBITIONS; MAPPING; PROGRAM COMPILERS; RECONFIGURABLE ARCHITECTURES;

JAVA PROGRAMMING LANGUAGE;

EID: 84893733998     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253670     Document Type: Conference Paper

References (15)

1. R. Hartenstein, ?A Decade of Reconfigurable Computing: A Visionary Retrospective,? In Proc. Design, Automation and Test in Europe (DATE?01), 2001, pp. 642-649
2. PACT XPP Technologies AG, Munich, Germany, ?The XPP White Paper,? Release 2.0, June 2001. http://www.pactcorp.com
3. J. Vasell, and J. Vasell. ?The Function Processor: A Data-Driven Processor Array for Irregular Computations,? in Future Generation Computer Systems, 8(4), 1992, pp. 321-335
4. R. W. Hartenstein, R. Kress, and H. Reining, ?A Dynamically Reconfigurable Wavefront Array Architecture for Evaluation of Expressions,? in Proc. Int?l Conf. on Application-Specific Array Processors (ASAP?94), IEEE Computer Society Press, 1994
5. D. C. Cronquist, et al., ?Architecture Design of Reconfigurable Pipelined Datapaths,? In 20th Anniversary Conf. on Advanced Research in VLSI, Atlanta, GA, USA, March 1999, pp. 23-40
6. J. M. P. Cardoso, and M. Weinhardt, ?XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XPP Architecture,? in Proc. 12th Int?l Conf. on Field Programmable Logic and Applications (FPL?02), LNCS 2438, Springer-Verlag, 2002, pp. 864-874
7. SUIF Compiler system, ?The Stanford SUIF Compiler Group,? http://suif.stanford.edu
8. M. Weinhardt, and W. Luk, ?Pipeline Vectorization,? In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Feb. 2001, pp. 234-248
9. I. Page, andW. Luk, ?Compiling occam into FPGAs,? In FPGAs, Will Moore and Wayne Luk, eds., Abingdon EE&CS Books, Abingdon, England, UK, 1991, pp. 271-283
10. M. Gokhale, and A. Marks, ?Automatic Synthesis of Parallel Programs Targeted to Dynamically Reconfigurable Logic Array,? in Proc. 5th Int?l Workshop on Field Programmable Logic and Applications (FPL?95), LNCS, Springer-Verlag, 1995, pp. 399-408
11. J. M. P. Cardoso, and H. C. Neto, ?Macro-Based Hardware Compilation of Java Bytecodes into a Dynamic Reconfigurable Computing System,? in Proc. IEEE 7th Symposium on Field-Programmable Custom Computing Machines (FCCM?99), IEEE Computer Society Press, 1999, pp. 2-11
12. S. C. Goldstein, et al., ?PipeRench: A Reconfigurable Architecture and Compiler,? in IEEE Computer, Vol. 33, No. 4, April 2000
13. I. Ouaiss, et al., ?An Integrated Partioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures,? in Proc. 5th Reconfigurable Architectures Workshop (RAW?98), Orlando, Florida, USA, March 30, 1998, pp. 31-36
14. S. Ganesan, and R. Vemuri, ?An Integrated Temporal Partitioning and Partial Reconfiguration Technique for Design Latency Improvement,? in Proc. Design, Automation & Test in Europe (DATE?00), Paris, France, March 27-30, 2000, pp. 320-325
15. R. Maestre, et al., ?A Framework for Reconfigurable Computing: Task Scheduling and Context Management,? in IEEE Transactions on VLSI Systems, Vol. 9, No. 6, Dec. 2001, pp. 858-873