-
1
-
-
2542420082
-
Fabrication of ultrashort T gates using a PMMA/LOR/UVIII resist stack
-
Chen Y., Macintyre D., Cao X., Boyd E., Moran D., McLelland H., Holland M., Stanley C., Thayne I., and Thoms S. Fabrication of ultrashort T gates using a PMMA/LOR/UVIII resist stack. J. Vac. Sci. Technol. B 21 6 (2003) 3012-3016
-
(2003)
J. Vac. Sci. Technol. B
, vol.21
, Issue.6
, pp. 3012-3016
-
-
Chen, Y.1
Macintyre, D.2
Cao, X.3
Boyd, E.4
Moran, D.5
McLelland, H.6
Holland, M.7
Stanley, C.8
Thayne, I.9
Thoms, S.10
-
2
-
-
0032680212
-
30-nm-gate InP-based lattice-matched high electron mobility transistors with 350 GHz cutoff frequency
-
Suemitsu T., Tetsuyoshi I., Yokoyama H., Enoki T., Ishii Y., and Tamamura T. 30-nm-gate InP-based lattice-matched high electron mobility transistors with 350 GHz cutoff frequency. Jpn. J. Appl. Phys. 38 (1999) L154-L156
-
(1999)
Jpn. J. Appl. Phys.
, vol.38
-
-
Suemitsu, T.1
Tetsuyoshi, I.2
Yokoyama, H.3
Enoki, T.4
Ishii, Y.5
Tamamura, T.6
-
3
-
-
33847120746
-
-
S. Kwang-Seok, K. Dae-Hyun, Nanometer scale InGaAs HEMT technology for ultra high speed IC, in: Indium Phosphide and Related Materials, Princeton, NJ, 2006, pp. 30-35.
-
S. Kwang-Seok, K. Dae-Hyun, Nanometer scale InGaAs HEMT technology for ultra high speed IC, in: Indium Phosphide and Related Materials, Princeton, NJ, 2006, pp. 30-35.
-
-
-
-
4
-
-
0034317718
-
Fabrication of 30 nm T gates using SiN as a supporting and definition layer
-
Chen Y., Edgar D., Li X., Macintyre D., and Thoms S. Fabrication of 30 nm T gates using SiN as a supporting and definition layer. J. Vac. Sci. Technol. B 18 6 (2000) 3521
-
(2000)
J. Vac. Sci. Technol. B
, vol.18
, Issue.6
, pp. 3521
-
-
Chen, Y.1
Edgar, D.2
Li, X.3
Macintyre, D.4
Thoms, S.5
-
5
-
-
0029547829
-
An electron beam nanolithography system and its application to Si nanofabrication
-
Kurihara K., Iwadate K., Namatsu H., Nagase M., Takenaka H., and Murase K. An electron beam nanolithography system and its application to Si nanofabrication. Jpn. J. Appl. Phys. 34 (1995) 6940-6946
-
(1995)
Jpn. J. Appl. Phys.
, vol.34
, pp. 6940-6946
-
-
Kurihara, K.1
Iwadate, K.2
Namatsu, H.3
Nagase, M.4
Takenaka, H.5
Murase, K.6
-
6
-
-
34547873937
-
Low-hydrogen-content silicon nitride deposited at room temperature by inductively coupled plasma deposition
-
Zhou H., Elgaid K., Wilkinson C., and Thayne I. Low-hydrogen-content silicon nitride deposited at room temperature by inductively coupled plasma deposition. Jpn. J. Appl. Phys. 45 10B (2006) 8388-8392
-
(2006)
Jpn. J. Appl. Phys.
, vol.45
, Issue.10 B
, pp. 8388-8392
-
-
Zhou, H.1
Elgaid, K.2
Wilkinson, C.3
Thayne, I.4
-
7
-
-
44149114531
-
A low damage SiN sidewall spacer process for self-aligned sub-100 nm III-V MOSFETs
-
Li X., Hill R., Zhou H., Wilkinson C., and Thayne I. A low damage SiN sidewall spacer process for self-aligned sub-100 nm III-V MOSFETs. Microelectron. Eng. 85 (2008) 996-999
-
(2008)
Microelectron. Eng.
, vol.85
, pp. 996-999
-
-
Li, X.1
Hill, R.2
Zhou, H.3
Wilkinson, C.4
Thayne, I.5
|