-
1
-
-
25144470584
-
Optimized Hardware and Software for Fast Full-chip Simulation
-
Y. Cao, Y.-W. Lu, L. Chen, J. Ye, "Optimized Hardware and Software for Fast Full-chip Simulation," Proc. SPIE 5754, 2004.
-
(2004)
Proc. SPIE
, vol.5754
-
-
Cao, Y.1
Lu, Y.-W.2
Chen, L.3
Ye, J.4
-
2
-
-
28544452916
-
Exploring New High-Speed Mask Aware RET Verification Flows
-
P. Martin, C.J. Progler, Y.-m. Ham, B. Kasprowicz, R. Gray, J.N. Wiley, et al., "Exploring New High-Speed Mask Aware RET Verification Flows," Proc. SPIE 5853, 2005.
-
(2005)
Proc. SPIE
, vol.5853
-
-
Martin, P.1
Progler, C.J.2
Ham, Y.-M.3
Kasprowicz, B.4
Gray, R.5
Wiley, J.N.6
-
3
-
-
33745791944
-
Predictive Focus Exposure Modeling (FEM) for Full-chip Lithography
-
L. Chen, Y. Cao, H.-y. Liu, W. Shao, M. Feng, Jun Ye, "Predictive Focus Exposure Modeling (FEM) for Full-chip Lithography," Proc. SPIE 6154, 2006.
-
(2006)
Proc. SPIE
, vol.6154
-
-
Chen, L.1
Cao, Y.2
Liu, H.-Y.3
Shao, W.4
Feng, M.5
Ye, J.6
-
4
-
-
33745774333
-
Fullchip Lithography Manufacturability Check for Yield Improvement
-
Y. Huang, E. Tseng, B.S.-M. Lin, C.C. Yu, C.-M. Wang, H.-Y. Liu, "Fullchip Lithography Manufacturability Check for Yield Improvement," Proc. SPIE 6156, 2006.
-
(2006)
Proc. SPIE
, vol.6156
-
-
Huang, Y.1
Tseng, E.2
Lin, B.S.-M.3
Yu, C.C.4
Wang, C.-M.5
Liu, H.-Y.6
-
5
-
-
33748041652
-
A Focus Exposure Matrix Model for Fullchip Lithography Manufacturability Check and Optical Proximity Correction
-
Y. Zhang, M. Feng, H.-y. Liu, "A Focus Exposure Matrix Model for Fullchip Lithography Manufacturability Check and Optical Proximity Correction," Proc. SPIE 6283, 2006.
-
(2006)
Proc. SPIE
, vol.6283
-
-
Zhang, Y.1
Feng, M.2
Liu, H.-Y.3
-
6
-
-
33846580130
-
Segmentation-assisted Edge Extraction Algorithms for SEM Images
-
H. Feng, J. Ye, R. Fabian Pease, "Segmentation-assisted Edge Extraction Algorithms for SEM Images," Proc. SPIE 6349, 2006.
-
(2006)
Proc. SPIE
, vol.6349
-
-
Feng, H.1
Ye, J.2
Fabian Pease, R.3
-
7
-
-
33745600452
-
Using Design Intent to Qualify and Control Lithography Manufacturing
-
J. Vasek, et al., "Using Design Intent to Qualify and Control Lithography Manufacturing," Proc. SPIE 6156, 2006.
-
(2006)
Proc. SPIE
, vol.6156
-
-
Vasek, J.1
-
8
-
-
42149190208
-
Model-based Mask Verification
-
F. Foussadier, F. Sundermann, A. Vacca, J. Wiley, G. Chen, T. Takigawa, et al., "Model-based Mask Verification," Proc. SPIE 6730, 2007.
-
(2007)
Proc. SPIE
, vol.6730
-
-
Foussadier, F.1
Sundermann, F.2
Vacca, A.3
Wiley, J.4
Chen, G.5
Takigawa, T.6
-
9
-
-
42149105295
-
Production-worthy Full-chip Image-based Verification
-
Z. Yu, Y. Zhang, Y. Xiao, W. Li, "Production-worthy Full-chip Image-based Verification," Proc. SPIE 6730, 2007.
-
(2007)
Proc. SPIE
, vol.6730
-
-
Yu, Z.1
Zhang, Y.2
Xiao, Y.3
Li, W.4
-
10
-
-
35148865202
-
-
B.-ug Cho, D.-jin Park, D.-suk Chang, J.-S. Choi, C.-K. Kim, D. Yim, J.-B. Kim, Highly Accurate Model-based Verification using SEM Image Calibration Method, Proc. SPIE 6521, 2007.
-
B.-ug Cho, D.-jin Park, D.-suk Chang, J.-S. Choi, C.-K. Kim, D. Yim, J.-B. Kim, "Highly Accurate Model-based Verification using SEM Image Calibration Method," Proc. SPIE 6521, 2007.
-
-
-
|