Ternary CAM power and delay model: Extensions and uses

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 16, Issue 5, 2008, Pages 554-564

  Agrawal, Banit ^a,b   Sherwood, Timothy ^a,b  

^a IEEE

^b University of California   (United States)

Author keywords

Content addressable memory (CAM); Delay; Dynamic; Leakage; Model; Network algorithms; Power; Router; SRAM; Ternary CAM (TCAM)

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CLASSIFICATION (OF INFORMATION); COMPUTER NETWORKS; DATA STRUCTURES; ENERGY UTILIZATION; TABLE LOOKUP;

CONTENT ADDRESSABLE MEMORY (CAM); NETWORK ALGORITHMS; TERNARY CAM (TCAM);

DATA STORAGE EQUIPMENT;

EID: 42649111328     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2008.917538     Document Type: Article

References (36)

1. G. J. Narlikar, A. Basu, and F. Zane, "CoolCAMs: Power-efficient TCAMs for forwarding engines," in Proc. IEEE INFOCOM: Conf. Comput Commun., 2003.
2. V. C. Ravikumar, R. Mahapatra, and L. Bhuyan, "EaseCAM: An energy and storage efficient TCAM-based router architecture for IP lookup," IEEE Trans. Comput., vol. 54, no. 5, pp. 521-533, May 2005.
3. H. Liu, "Efficient mapping of range classifier into ternary-CAM," presented at the 10th Symp. High Performance Interconnects HOT Interconnects (Hotr02), 'Stanford, CA, Aug. 2002.
4. K. Zheng, C. Hu, H. Lu, and B. Liu, "An ultra high throughput and power efficient team-based ip lookup engine," in Proc. INFOCOM: Conf. Comput Commun., 2004, pp. 1984-1994.
5. E. Spitznagel, D. Taylor, and J. Turner, "Packet classification using extended TCAMs," in Proc. 11th IEEE Int. Conf. Network Protocols (ICNP). 2003, p. 120.
6. F. Yu, R. H. Katz, and T. V. Lakshman, "Gigabit rate packet pattern-matching using TCAM," presented at the 11th IEEE International Conference on Network Protocols (ICNP), Berlin, Germany, 2004.
7. R. Panigrahy and S. Sharma, "Sorting and searching using ternary CAMs," IEEE Micro, vol. 23, no. 1, pp. 44-53, Jan./Feb. 2003.
8. N. Bandi, S. Schneider, D. Agrawal, and A. E. Abbadi, "Hardware acceleration of database operations using content addressable memories," presented at the 1st Int. Workshop on Data Management on New Hardware (DaMoN), Baltimore, MD, 2005.
9. Cisco Systems, , , "600-Watt redundant AC power system," 1998.
10. Cypress Semiconductors, Laguna Hills, CA, "Ayama(tm) 10000a Network Search Engine," 2004.
11. H. Wang, L. Peh, and S. Malik, A Power Model for Routers: Modeling Alpha 21364 and Infiniband Routers. Stanford, CA: Morgan Kaufman, Aug. 2002.
12. S. Wilton and N. Jouppi, "An enhanced access and cycle time model for on-chip caches," DEC Western Res. Lab, Tech. Rep. 93/5, 1994.
13. M. Mamidipaka and N. Dutt, "eCACTI: An enhanced power model for on-chip caches," Tech. Rep. CECS TR-04-28, Sep. 2004.
14. I. Arsovski, T. Chandler, and A. Sheikholeslami, "A Ternary Content-Addressable Memory (TCAM) based on 4T static storage and including a current-race sensing scheme," IEEE J. Solid-Slate Circuits, vol. 38, no. 1, pp. 155-158, Jan. 2003.
15. K. Pagiamtziz and A. Sheikholeslami, "A low-power content-addressable memory (CAM) using pipelined heirarchical search engine," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1512-1519, Sep. 2004.
16. V. Lines, A. Ahmed, P. Ma, S. Ma, R. McKenzie, H. Kim, and C. Mar, "66 MHz 2.3 M ternary dynamic content addressable memory," presented at the 8th IEEE Int. Workshop on Memory Technology, Design, and Testing (MTDT 2000), San Jose, CA, 2000.
17. H. Noda, "A cost-efficient high-performance dynamic TCAM with pipelined hierarchical searching and shift redundancy architecture," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 245-253, Jan. 2005.
18. S. Sharma and R. Panigrahy, "Reducing TCAM power consumption and increasing throughput," presented at the 10th Symp. High Perf. Interconnects HOT Interconnects (HotI'02), Stanford, CA, Aug. 2002.
19. X. Li, Z. Liu, W. Li, and B. Liu, "SCP-TCAM: A power-efficient search engine for fast IP lookup," presented at the ISBN Proc, 2004.
20. H. Wang, X. Zhu, L. Peh, and S. Malik, "Orion: A power-performance simulator for interconnection networks," in Proc. Int. Symp. Microarch., Nov. 2002, pp. 294-305.
21. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations," in ISCA '00: Proc. 27th Annu. Int. Symp. Comput. Arch., New York, 2000, pp. 83-94.
22. P. Shivakumar and N. P. Jouppi, " 3.0: An integrated cache timing, power and area model," Tech. Rep. Western Research Lab. (WRL), 2001-2002.
23. I. Hsiao, D. Wang, and C. Jen, "Power modeling and low-power design of content addressable memories," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS). 2001, vol. 4, pp. 926-929.
24. International Technology Roadmap for Semiconductors (ITRS), "Interconnect Report," 2006.
25. W. W. Fung and M. Sachdev, "High performance priority encoder for content addressable memories," in Proc. Micronet R&D Annu. Workshop, 2004.
26. J. Wang and C. Huang, "High-speed and low-power CMOS priority encoders," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1511-1514, Oct. 2000.
27. N. Mohan, "Low-power high-performance ternary content addressable memory circuits," Ph.D. dissertation, Dept. ECE, Univ. Waterloo, Waterloo, ON, Canada, 2006.
28. D. Tarjan, S. Thoziyor, and N. P. Jouppi, Cacti 4.0 HPL Tech. Rep. HPL-2006-86, Jun. 2006.
29. Y. Zhang, D. Parikh, K. Sankaranarayanan, K. Skadron, and M. Stan, "Hotleakage: A temperature-aware model of subthreshold and gate leakage for architects," Dept. Comput. Sci., Univ. Virginia, Tech. Rep. Cs-2003-05, Mar. 2003.
30. M. Horowitz, R. Ho, and K. Mai. 'The future of wires," presented at the SRC Conf., Stanford, CA, May 1999.
31. I. Arsovski and R. Wistort, "Self-referenced sense amplifier for across-chip-variation immune sensing in high-performance content-address-able memories," in Proc. IEEE Custom Integr. Circuits Conf., 2006, pp. 453-456.
32. SibreCore Technologies, "Classification and forwarding co-processors come of age-The myths and realities of high performance ternary CAMs (TCAMs)," Mar. 2002.
33. Analog Bits, "High speed Ternary CAM datasheet," 2004.
34. N. Mohan and M. Sachdev, "A static power reduction technique for ternary content addressable memories," in Proc. IEEE CCECE, May 2004, pp. 711-714.
35. N. Mohan and M. Sachdev, "Low power dual matchline ternary content addressable memory," in Proc. IEEE Int. Symp. Circuits Syst (ISCAS), May 2004, pp. 633-636.
36. K. Pagiamtzis and A. Sheikholeslami, "Pipelined match-lines and hierarchical search-lines for low-power content-addressable memories," in Proc. IEEE Custom Integr. Ciruits Conf., 2003, pp. 383-386.