A 130 nm CMOS 6-bit full nyquist 3GS/s DAC

2007 IEEE Asian Solid-State Circuits Conference, A-SSCC

Volumn , Issue , 2007, Pages 348-351

  Palmers, Pieter ^a   Wu, Xu ^a   Steyaert, Michiel ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER NETWORKS; HYBRID COMPUTERS; SPEED;

CMOS TECHNOLOGIES; DIGITAL-TO-ANALOG CONVERTER; OPERATING SPEEDS; SOLID-STATE CIRCUITS CONFERENCE;

DIGITAL INTEGRATED CIRCUITS;

EID: 42649119327     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2007.4425702     Document Type: Conference Paper

References (8)

1. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1439, Oct. 1989.
2. A. V. d. Bosch, M. Borremans, M. Steyaert, and W. Sansen, "A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter," IEEE J. Solid-State Circuits, vol. 36(3). pp. 315-324, Mar. 2001.
3. 2," IEEE J. Solid-State Circuits, vol. 33, pp. 1948-1958, Dec. 1998.
4. J. Deveugele and M. Steyaert, "A 10b 250MS/s binary-weighted current-steering DAC," IEEE Int. Solid-State Circuits Dig. Tech. Papers, pp. 362-532, Feb. 2004.
5. T. Chen, P. Geens, G. Van der Plas, W. Dehaene, and G. Gielen, "A 14-bit 130-MHz CMOS current-steering DAC with adjustable INL," Proc. IEEE Eur. Solid-State Circuits Conference, pp. 167-170, Sept. 2004.
6. J. Bastos, A. M. Marques, M. Steyaert and W. Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC," IEEE J. Solid-State Circuits, vol. 33, pp. 1959-1969, Dec. 1998.
7. G. V. d. Plas et al, "MOS Transistor Mismatch for High Accuracy Applications," Proc. IEEE Benelux Workshop on Circuits, Systems and Signal Processing (ProRISC), pp. 529-533, Nov. 1999.
8. Y. Nakamura and T. Miki et al., "A 10-b 70-MS/s CMOS D/A converter," IEEE J. Solid-State Circuits, vol. 26, pp. 637-642, Apr. 1991.