Gradient Error Cancellation and Quadratic Error Reduction in Unary and Binary D/A Converters

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 50, Issue 12, 2003, Pages 1002-1007

  Vadipour, Morteza ^a  

^a Sierra Monolithics Inc   (United States)

Author keywords

Digital analog (D A) converter; Gradient error; Nonlinearity; Quadratic error; Random mismatch; Switching sequence

Indexed keywords

DATA REDUCTION; DECODING; ERROR ANALYSIS; GEOMETRY; MATRIX ALGEBRA; OPTIMIZATION; PROBLEM SOLVING; SWITCHING SYSTEMS;

GRADIENT ERRORS; NONLINEARITY; QUADRATIC ERRORS; RANDOM MISMATCH; SWITCHING SEQUENCES;

DIGITAL TO ANALOG CONVERSION;

EID: 0346076818     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSII.2003.820257     Document Type: Article

References (12)

1. J. Bastos, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 12-bit intrinsic high-speed CMOS DAC," IEEE J. Solid-State Circuits, vol. 33, pp. 1959-1969, Dec. 1998.
2. 2 Random Walk CMOS DAC," IEEE J. Solid-State Circuits, vol. 34, pp. 1708-1718, Dec. 1999.
3. A. Van der Bosch, M. Borremans, M. Steyaert, and W. Sansen, "A 12 b 500 Msample/S current-steering CMOS D/A," in Proc. Int. Solid-State Circuits Conf. (ISSCC), 2001, pp. 366-367.
4. M. J. M. Pelgrom et al., "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1439, Oct. 1989.
5. T. Miki, Y. Nakamura, M. Nakaya, S. Asai, Y. Akasaka, and Y. Horiba, "An 80-MHz 8-bit CMOS D/A converter," IEEE J. Solid-State Circuits, vol. SSC-21, p. 983988, Dec. 1986.
6. Y. Nakamura, T. Miki, A. Maeda, H. Kondoh, and N. Yazawa, "A 10-b 70-MS/s CMOS D/A converter," IEEE J. Solid-State Circuits, vol. 26, pp. 637-642, Apr. 1991.
7. C. S. G. Conroy, W. A. Lane, and M. A. Moran, "Statistical design techniques for D/A converters," IEEE J. Solid-State Circuits, vol. 24, pp. 1118-1128, Aug. 1989.
8. J. Bastos, M. Steyaert, and W. Sansen, "A high yield 12-bit 250-MS/ s CMOS D/A Converter," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 1996, pp. 431-434.
9. C.-H. Lin and K. Bult, "A 10-b, 500-Msample/s CMOS DAC in 0.6 mm," IEEE J. Solid-State Circuits, vol. 33, pp. 1948-1958, Dec. 1998.
10. Y. Cong and R. L. Geiger, "Switching-sequence optimization for gradient error-compensation in thermometer-decoded DAC array," IEEE Trans. Circuits Syst. II, vol. 47, pp. 585-595, July 2000.
11. M. Borremans, A. Van der Bosch, M. Steyaert, and W. Sansen, "A low power, 10-bit CMOS D/A converter for high speed applications," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2001, pp. 157-160.
12. High-Speed Design Techniques, Analog Devices Inc., Norwood, MA, 1996.