Performance Evaluation of a Combined Input- And Crosspoint-Queued Switch

IEICE Transactions on Communications

Volumn E83-B, Issue 3, 2000, Pages 737-741

  Nabeshima, Masayoshi ^a  

^a NTT Network Service Systems Laboratories   (Japan)

Author keywords

Cell delay time; Combined input And crosspoint queued switch; Crosspoint queued atm switch; Input queued atm switch; Required buffer size

Indexed keywords

ALGORITHMS; ASYNCHRONOUS TRANSFER MODE; BUFFER STORAGE; CELLULAR RADIO SYSTEMS; DATA COMMUNICATION SYSTEMS; QUEUEING NETWORKS; RESPONSE TIME (COMPUTER SYSTEMS); SCHEDULING;

CELL DELAY TIME; CELL TRANSMISSION LINES; COMBINED INPUT AND CROSSPOINT QUEUED SWITCH; VIRTUAL OUTPUT QUEUING;

SWITCHING NETWORKS;

EID: 0034156774     PISSN: 09168516     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (6)

1. Y. Oie, T. Suda, M. Murata, D. Kolson, and H. Miyahara,Survey of switching techniques in high-speed networks and their performance,Proc. IEEE INFOCOM'90, pp. 1242-1251, June 1990.
2. J. Turner and N. Yamanaka,Architectural choices in largescale ATM switches,IEICE Trans. Commun., vol.E81-B, no.2, pp.120-137, feb. 1998.
3. Y. Doi and N. Yamanaka,A high-speed ATM switch with input and cross-point buffers,IEICE Trans. Commun., vol.E76-B, no.3, pp.310-314, march 1993.
4. N. McKeown, V. Anantharan, and J. Walrand,Achieving 100% throughput in an input-queued switch,Proc. IEEE INFOCOM'96, march 1996.
5. E. Oki and N. Yamanaka,A high-speed ATM switch based on scalable distributed arbitration,IEICE Trans. Commun., vol.ESO-B, no.9, pp.1372-1376, sept. 1997.
6. N. McKeown,Scheduling algorithms for input-queued cell switches,Ph.D. thesis, University of California at Berkeley, may 1995.