An Evolution to Crossbar Switches with Virtual Output Queuing and Buffered Cross Points

IEEE Network

Volumn 17, Issue 5, 2003, Pages 48-56

  Yoshigoe, Kenji ^a   Christensen, Kenneth J ^b  

^a UNIVERSITY OF SOUTH FLORIDA   (United States)

^b University of South Florida   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; PACKET NETWORKS; PACKET SWITCHING; QUALITY OF SERVICE; QUEUEING NETWORKS; VLSI CIRCUITS;

VIRTUAL OUTPUT QUEUES (VOQ);

VIRTUAL REALITY;

EID: 0242497616     PISSN: 08908044     EISSN: None     Source Type: Journal    
DOI: 10.1109/MNET.2003.1233917     Document Type: Article

References (32)

1. M. Karol, M. Hluchyj, and S. Morgan, "Input versus Output Queuing on a Space Division Packet Switch," IEEE Trans. Commun., vol. 35, no. 12, Dec. 1987, pp. 1347-56.
2. Y. Tamir and G. Frazier, "High Performance Multi-Queue Buffers for VLSI Communications Switches," Proc. Computer Architecture, June 1988, pp. 343-54.
3. T. Anderson et al., "High-Speed Switch Scheduling for Local-Area Networks," ACM Trans. Computer Systems, vol. 11, no. 4, Nov. 1993, pp. 319-52.
4. H. Zhang, "Service Disciplines for Guaranteed Performance Service in Packet-Switching Networks," Proc. IEEE, vol. 83, no.10, Oct. 1995, pp. 1374-96.
5. N. McKeown, "The iSLIP Scheduling Algorithm For Input-Queued Switches," IEEE/ACM Trans. Net., vol. 7, no. 2, Apr. 1999, pp. 188-201.
6. S. Chuang et al., "Matching Output Queuing with a Combined Input/Output-Queued Switch," IEEE JSAC, vol. 17, no. 6, June 1999, pp. 1030-39.
7. A. Mekkittikul and N. McKeown, "Achieving 100 percent Throughput in an Input-Queued Switch," IEEE Trans. Commun., vol. 47, no. 8, Aug. 1999, pp. 1260-67.
8. D. Serpanos and P. Antoniadis, "FIRM: A Class of Distributed Scheduling Algorithms for High-Speed ATM Switches with Multiple Input Queues," Proc. IEEE INFOCOM, Mar. 2000, pp. 548-55.
9. J. Chao, "Saturn: A Terabit Packet Switch Using Dual Round-Robin," IEEE Commun. Mag., vol. 38, no. 12, Dec. 2000, pp. 78-84.
10. H. Duan, J. Lockwood, and S. Kang, "Matrix Unit Cell Scheduler (MUCS) for Input-Buffered ATM Switches," IEEE Commun. Letters, vol. 2, no. 1, Jan. 1998, pp. 20-23.
11. R. LoMaire, and D. Serpanos, "Two-Dimensional Round-Robin Schedulers for Packet Switches with Multiple Input Queues," IEEE/ACM Trans. Net., vol. 2., no. 5, Oct. 1994, pp. 471-82.
12. C. Chang, D-S. Lee, and Y-S. Jou, "Load Balanced Birkhoff-von Neumann Switches," Proc. IEEE HPSR, May 2001, pp. 276-80.
13. T. Javadi, R. Magill, and T. Hrabik, "A High-Throughput Scheduling Algorithm for a Buffered Crossbar Switch Fabric," Proc. IEEE ICC, June 2001, pp. 1581-91.
14. M. Goudreau, S. Kollioulos, and S. Rao, "Scheduling Algorithms for Input-Queued Switches: Randomized Techniques and Experimental Evaluation," Proc. IEEE INFOCOM, Mar. 2000, pp. 1634-43.
15. V. Singhal and R. Le, "High-Speed Buffered Crossbar Switch Design Using Virtex-EM Devices," Mar. 14, 2000, http://www.xilinx.com/xapp/xapp240.pdf
16. S. Nojima et al., "Integrated Services Packet Network Using Bus Matrix Switch," IEEE JSAC, vol. 5, no. 8, Oct. 1987, pp. 1284-92.
17. E. Rathgeb, T. Theimer, and M. Huber, "Buffering Concepts for ATM Switching Networks," Proc. IEEE GLOBECOM, Dec. 1988, pp. 1277-81.
18. A. Gupta, L. Barbosa, and N. Georganas, "16 × 16 Limited Intermediate Buffer Switch Module for ATM Networks," Proc. IEEE GLOBECOM, Dec. 1991, pp. 939-43.
19. Y. Doi and N. Yamanaka, "A High-Speed ATM Switch with Input and Cross-Point Buffers," IEICE Trans. Commun., vol. E76-B, no. 3, Mar. 1993, pp. 310-14.
20. E. Re and R. Fantacci, "Performance Evaluation of Input and Output Queuing Techniques in ATM Switching Systems," IEEE Trans. Commun., vol. 40, no. 10, Oct. 1993, pp. 1565-75.
21. D. Stephens and H. Zhang, "Implementing Distributed Packet Fair Queuing in a Scalable Switch Architecture," Proc. IEEE INFOCOM, Apr. 1998, pp. 282-90.
22. M. Nabeshima, "Performance Evaluation of a Combined Input- and Cross-point-Queued Switch," IEICE Trans. Commun., vol. E83-B, no. 3, Mar. 2000, pp. 737-41.
23. K. Yoshigoe and K. Christensen, "A Parallel-Polled Virtual Output Queued Switch with a Buffered Crossbar," Proc. IEEE HPSR, May 2001, pp. 271-75.
24. R. Rojas-Cessa et al., "CIXB-1: Combined Input-One-Cell-Crosspoint Buffered Switch," Proc. IEEE HPSR, May 2001, pp. 324-29.
25. R. Rojas-Cessa, E. Oki, and H. J. Chao, "CIXOB-k: Combined Input-Cross-point-Output Buffered Packet Switch," Proc. IEEE GLOBECOM, Nov. 2001, pp. 2654-60.
26. N. McKeown and T. Anderson, "A Quantitative Comparison of Iterative Scheduling Algorithms for Input-Queued Switches," Computer Networks and ISDN Systems, vol. 30, no. 24, Dec. 1998, pp. 2309-26.
27. W. Cui, H. Ko, and S. An, "A Threshold-Based Scheduling Algorithm for Input Queue Switch," Proc. ICIN, Feb. 2001, pp. 207-12.
28. G. Nong, M. Hamdi, and K. Letaief, "Efficient Scheduling of Variable-Length IP Packets on High-Speed Switches," Proc. IEEE GLOBECOM, Dec. 1999, pp. 1407-11.
29. M. Marsan et al., "Packet Scheduling in Input-Queued Cell-Based Switches," Proc. IEEE INFOCOM, 2001, pp. 1085-94.
30. S. Moon and D. Sung, "High-Performance Variable-Length Packet Scheduling Algorithm for IP Traffic," Proc. IEEE GLOBECOM, Nov. 2001, pp. 2666-70.
31. A. Mekkittikul and N. McKeown, "A Starvation-Free Algorithm for Achieving 100 percent Throughput in an Input-Queued Switch," IEEE Trans. Commun., vol.47, no.8, Aug. 1999, pp. 1260-67.
32. D. Stilladis and A. Varma, "Providing Bandwidth Guarantees in an Input-Buffered Crossbar Switch," Proc. IEEE INFOCOM, Apr. 1995, pp. 960-68.