Implementation of artificial neural network for real time applications using field programmable analog arrays

IEEE International Conference on Neural Networks - Conference Proceedings

Volumn , Issue , 2006, Pages 1518-1524

  Dong, Puxuan ^a,b   Bilbro, Griff L ^b   Chow, Mo Yuen ^a,b  

^a IEEE

^b North Carolina State University   (United States)

Author keywords

Field programmable analog arrays; Neural network hardware; Rapid prototyping

Indexed keywords

CLASSIFICATION (OF INFORMATION); COMPUTER PROGRAMMING; COMPUTER SIMULATION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); RAPID PROTOTYPING; REAL TIME SYSTEMS;

FIELD PROGRAMMABLE ANALOG ARRAYS; LINEAR ACTIVATION FUNCTIONS; MILLION CONNECTIONS PER SECOND (MCPS); NEURAL NETWORK HARDWARE;

NEURAL NETWORKS;

EID: 40649092857     PISSN: 10987576     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (33)

1. F. L.Lewis, "Neural-network control of robot manipulators," IEEE Expert, pp. 64-75, June 1996.
2. J. Teeter and M.-Y. Chow, "Application of Functional Link Neural Network to HVAC Thermal Dynamic System Identification," IEEE Transactions on Industrial Electronics, vol. 45, no. 1, pp. 170-176, 1998.
3. M.-Y. Chow and J. Teeter, "A Knowledge-Based Approach for Improved Neural Network Control of a Servomotor System with Nonlinear Friction Characteristics," Mechatronics, vol. 5, no. 8, pp. 949-962, 1995.
4. B. Ayhan, M.-Y. Chow, and M.-H. Song, "Monolith and Partition Schemes with LDA and Neural Networks as Detector Units for Induction Motor Broken Rotor Bar Fault Detection," KIEE International Transactions on Electrical Machinery and Energy Conversion Systems, June 1, 2005 (invited).
5. M. Y. Chow, "Methodologies of Using Artificial Neural Network and Fuzzy Logic Technologies for Motor Incipient Fault Detection," World Scientific Publishing Co. Pte. Ltd., 1998.
6. M.-Y. Chow, G. Bilbro, and S. O. Yee, "Application of Learning Theory to a Single Phase Induction Motor Incipient Fault Detection Artificial Neural Network," International Journal of Neural Systems, vol. 2, no. 1&2, pp. 91-100, 1991.
7. M. Holler, S. Tarn, H. Castro and R. Benson, "An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses," Neural Networks, 1989. IJCNN, International Joint Conference on, pp. 191 -196 vol.2, 18-22 June 1989.
8. S. Tam, B. Gupta, H. Castro and M. Holler, "Learning on an Analog VLSI Neural Network Chip," Proceedings of the IEEE International Conference on Systems, Man & Cybernetics, 1990.
9. Y. Maeda, H. Hirano and Y. Kanata, "AN Analog Neural Network Circuit with a Learning Rule via Simutaneous Perturbation," Proceedings of the IJCNN-93-Nagoya, pp. 853-856, 1993.
10. S. S. Kim and S. Jung, "Hardware implementation of a real time neural network controller with a DSP and an FPGA," presented at Robotics and Automation, 2004. Proceedings. ICRA '04. 2004 IEEE International Conference on, 2004.
11. W. Qinruo, Y. Bo, X. Yun, and L. Bingru, "The hardware structure design of perceptron with FPGA implementation," presented at Systems, Man and Cybernetics, 2003. IEEE International Conference on, 2003.
12. S. B. Yun, Y. J. Kim, S. S. Dong, and C. H. Lee, "Hardware implementation of neural network with expansible and reconfigurable architecture," presented at Neural Information Processing, 2002. ICONIP '02. Proceedings of the 9th International Conference on, 2002.
13. H. Withagen, "Implementing Backpropagation with Analog Hardware," Proceedings of the IEEE ICNN-94-Orlando Florida, pp. 2015-2017, 1994.
14. T. Szabo, L. Antoni, G. Horvath, and B. Fcher, "A full-parallel digital implementation for pre-trained NNs," presented at Neural Networks, 2000. IJCNN 2000, Proceedings of the IEEE-INNS-ENNS International Joint Conference on, 2000.
15. S. Popescu, "Hardware implementation of fast neural networks using CPLD," presented at Neural Network Applications in Electrical Engineering, Proceedings of the 5th Seminar on, 2000.
16. B. Girau, "Digital hardware implementation of 2D compatible neural networks," presented at Neural Networks, Proceedings of the IEEE-INNS-ENNS International Joint Conference on, 2000.
17. H. Abdelbaki, E. Gelenbe, and S. E. EL-Khamy, "Analog hardware implementation of the random neural network model," presented at Neural Networks, Proceedings of the IEEE-INNS-ENNS International Joint Conference on, 2000.
18. J. Zhu, G. J. Milne, and B. K. Gunther, "Towards an FPGA based reconfigurable computing environment for neural network implementations," presented at Artificial Neural Networks, Ninth International Conference on, 1999.
19. J. Liu and M. Brooke, "A fully parallel learning neural network chip for real-time control," presented at Neural Networks, International Joint Conference on, 1999.
20. J. Liu and M. Brooke, "Fully parallel on-chip learning hardware neural network for real-time control," presented at Circuits and Systems, Proceedings of the IEEE International Symposium on, 1999.
21. E. J. Brauer, J. J. Abbas, B. Callaway, J. Colvin, and J. Farris, "Hardware implementation of a neural network pattern shaper algorithm," presented at Neural Networks, International Joint Conference on, 1999.
22. P. M. Engel and R. F. Molz, "A new proposal for implementation of competitive neural networks in analog hardware," presented at Neural Networks, Proceedings. 5th Brazilian Symposium on, 1998.
23. J. Tang, M. R. Varley, and M. S. Peak, "Hardware implementations of multi-layer feedforward neural networks and error backpropagation using 8-bit PIC microcontrollers," presented at Neural and Fuzzy Systems: Design, Hardware and Applications, IEE Colloquium on, 1997.
24. D. S. Reay, T. C. Green, and B. W. Williams, "Field programmable gate array implementation of a neural network accelerator," presented at Hardware Implementation of Neural Networks and Fuzzy Logic, IEE Colloquium on, 1994.
25. A. Achyuthan and M. I. Elmasry, "Mixed analog/digital hardware synthesis of artificial neural networks," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 13, pp. 1073-1087, 1994.
26. P. Dong, G. Bilbro, and M.-Y. Chow, "Controlling a Path-tracking Unmanned Ground Vehicle with a Field-Programmable Analog Array," IEEE/ASME International Conference on Advanced Intelligent Mechatronics, Monterey, CA, 24-28 July, 2005.
27. P. I. Yakimov, E. D. Manolov, and M. H. Hristov, "Design and implementation of a V-f converter using FPAA," presented at Electronics Technology: Meeting the Challenges of Electronics Technology Progress, 2004. 27th International Spring Seminar on, 2004.
28. M. Sekerli and R. J. Butera, "An implementation of a simple neuron model in field programmable analog arrays," presented at Engineering in Medicine and Biology Society, 2004. EMBC 2004. Conference Proceedings. 26th Annual International Conference of the, 2004.
29. K. Basterretxea, J. M. Tareia, and I. del Campo, "Approximation of sigmoid function and the derivative for hardware implementation of artificial neurons," Circuits, Devices and Systems, IEE Proceedings [see also IEE Proceedings G- Circuits, Devices and Systems], vol. 151, pp. 18-24, 2004.
30. A. Atiya, E. Gad, S. Shaheen, and A. El-Dessouky, "On training piecewise linear networks," presented at Neural Networks for Signal Processing IX, Proceedings of the IEEE Signal Processing Society Workshop, 1999.
31. A. Bermak and A. Bouzerdoum, "VLSI implementation of a neural network classifier based on the saturating linear activation function," presented at Neural Information Processing, Proceedings of the 9th International Conference on, 2002.
32. S. Ridclla, S. Rovetta, and R. Zunino, "Circular backpropagation networks for classification," Neural Networks, IEEE Transactions on, vol. 8, pp. 84-97, 1997.
33. E. van Keulen, S. Colak, H. Withagen, and H. Hegt, "Neural network hardware performance criteria," presented at Neural Networks, IEEE World Congress on Computational Intelligence, 1994 IEEE International Conference on, 1994.