VLSI implementation of a neural network classifier based on the saturating linear activation function

ICONIP 2002 - Proceedings of the 9th International Conference on Neural Information Processing: Computational Intelligence for the E-Age

Volumn 2, Issue , 2002, Pages 981-985

  Bermak, A ^a   Bouzerdoum, A ^a  

^a EDITH COWAN UNIVERSITY   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

ARTIFICIAL INTELLIGENCE; CHEMICAL ACTIVATION; COMPLEX NETWORKS; HARDWARE; INFORMATION SCIENCE; NETWORK ARCHITECTURE;

BENCH-MARK PROBLEMS; CLASSIFICATION PERFORMANCE; COMPUTATIONAL RESOURCES; HARDWARE IMPLEMENTATIONS; LINEAR ACTIVATION FUNCTION; NEURAL NETWORK CLASSIFIER; SIGMOID ACTIVATION FUNCTION; VLSI IMPLEMENTATION;

FEEDFORWARD NEURAL NETWORKS;

EID: 84964515073     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICONIP.2002.1198207     Document Type: Conference Paper

References (13)

1. A. J. Montalvo, R. S. Gyurcsik and J. J. Paulos, "An Analog VLSI Neural Network with On-Chip Perturbation Learning," IEEE Journal of Solid-State Circuits, Vol.32, No.4, April 1997.
2. A. Bermak and D. Martinez, "Digital VLSI Implementation of a multi-precision Neural Network Classifier," Proceedings of the 6th International Conference on Neural Information Processing, ICONIP'99, Vol.III, pp.560-565, Perth 1999.
3. T. Lehmann, R. Woodburn and A. F. Murray, "On-Chip Learning in pulsed Silicon Neural Networks," Proceedings of the IEEE International Symposium on Circuits and Systems, 1997.
4. th International Conference on Microelectronics for Neural Networks and Fuzzy Systems, MicroNeuro 97, pp. 18-24, Dresden, Germany, 1997.
5. th International Conference on Microelectronics for Neural Networks and Fuzzy Systems, MicroNeuro 97, pp. 18-24, Dresden, Germany, 1997.
6. N. Mauduit, M. Duranton, J. Gobert, and J. A. Sirat "Lneuro 1.0: A piece of Hardware LEGO for building neural network systems," IEEE transactions on Neural Networks, Vol.3, N.3, pp.414-422, May. 1992.
7. D. Hammerstrom, "A VLSI architecture for high performance, low cost, on chip learning," Proceedings of the IJCNN'90, pp.537-544, San Diego, Ca., USA, 1990.
8. U. Ramacher, J. Beichter and N. Bruls "Architecture of a general-purpose neural signal processor," Proceedings of the International Joint Conference on Neural Networks, Volume I, pp.443-446, Juillet 1991.
9. M. Al-Nsour and H. S. Abdel-Aty-Zohdy "Implementation of Programmable Digital Sigmoid Function Circuit for Neuro-Computing," Proceedings of the 1998 Midwest Symposium on Systems and Circuits, 1998.
10. M. Zhang, S. Vassiliadis and J. G. Delgado-Frias "Sigmoid Generators for Neural Computing Using Piece-wise Approximations," IEEE Transactions on Computers, Vol. 45, No. 9, pp.1045-1049, Sept.1996.
11. C.R. Baugh and B.A. Wooley, "A two's complement parallel array multiplication algorithm," IEEE Trans. Computers, Vol. 22, No. 1-2, pp. 1045-1047, 1973.
12. A. Bermak, D. Martinez, J.L. Noullet, "High-density 16/8/4-bit configurable multiplier," IEE Proc. Circuits Devices Syst, Vol.144, N.5, pp.272-276, Oct. 1997.
13. C. L. Blake and C. J. Merz, "UCI Repository of machine learning databases," University of California Irvine, Department of Information and Computer Science, 1998.