An evolutionary algorithm-based approach to robust analog circuit design using constrained multi-objective optimization

Knowledge-Based Systems

Volumn 21, Issue 3, 2008, Pages 175-183

  Nicosia, Giuseppe ^a   Rinaudo, Salvatore ^b   Sciacca, Eva ^a  

^a UNIVERSITY OF CATANIA   (Italy)

^b STMICROELECTRONICS   (Italy)

Author keywords

Analog circuit design; Circuit sizing; Constrained optimization; Design for manufacturability; Design for yield; Evolutionary optimization; Genetic algorithms; Multi objective optimization; Population based algorithms

Indexed keywords

ANALOG CIRCUITS; COMPUTATIONAL METHODS; CONSTRAINED OPTIMIZATION; LOGIC DESIGN;

ANALOG CIRCUIT DESIGN; DESIGN FOR MANUFACTURABILITY; EVOLUTIONARY OPTIMIZATION; MULTI-OBJECTIVE OPTIMIZATION; POPULATION-BASED ALGORITHMS;

EVOLUTIONARY ALGORITHMS;

EID: 40249087351     PISSN: 09507051     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.knosys.2007.11.014     Document Type: Article

References (26)

1. S.K. Tiwary, P.K. Tiwary, R.A. Rutenbar, Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration, in: 43rd DAC, 2006, pp. 31-36.
2. Burns M., and Roberts G.W. An Introduction to Mixed-Signal IC Test and Measurement (2001), Oxford University Press
3. V. Cutello, G. Nicosia, M. Pavone, A hybrid immune algorithm with information gain for the graph coloring problem, in: Proc. GECCO'03, LNCS 2723, 2003, pp. 171-182.
4. Razavi B. RF Microelectronics (1998), Prentice Hall Inc.
5. P. Magarshack, P.G. Paulin, System-on-chip beyond the nanometer wall, in: 40th DAC, 2003, pp. 419-424.
6. F. Schenkel, M. Pronath, S. Zizala, R. Schwencker, H. Graeb, K. Antreich, Mismatch analysis and direct yield optimization by spec-wise linearization and feasibility guided search, in: 38th DAC, 2001, pp. 858-863.
7. Stadler W. Fundamentals of multicriteria optimization. In: Stadler (Ed). Multicriteria Optimization in Engineering and the Sciences (1988), Plenum Press, NY 1-25
8. Deb K. Multi-Objective Optimization Using Evolutionary Algorithms (2001), Wiley
9. Nye W., Riley D.C., Sangiovanni-Vincentelli A., and Tits A.L. DELIGHT.SPICE: an optimization-based system for the design of integrated circuits. IEEE Trans. CAD 7 4 (1988) 501-519
10. Deb K., Pratap A., Agarwal S., and Meyarivan T. A fast and elitist multiobjective genetic algorithm: NSGA-II. IEEE Trans. Evol. Comp. 6 (2002) 182-197
11. V. Cutello, G. Morelli, G. Nicosia, M. Pavone, Immune algorithms with aging operators for the string folding problem and the protein folding problem, in: Proc. EvoCop'05, LNCS 3448, 2005, pp. 80-90.
12. Cirio L., Lucidi S., Parasiliti F., and Villani M. A global optimization approach for the synchronous motors design by finite element analysis. Int. J. Appl. Electromagn. Mech. 16 (2002) 13-27
13. V. Cutello, G. Narzisi, G. Nicosia, M. Pavone, Real coded clonal selection algorithm for global numerical optimization using a new inversely proportional hypermutation operator, in: 21st ACM SAC, 2006, pp. 950-954.
14. Gablonsky J.M., and Kelley C.T. A locally-biased form of the DIRECT algorithm. J. Global Optimization 21 (2001) 27-37
15. Powell M.J.D. The NEWUOA software for unconstrained optimization without derivatives. In: Di Pillo G., and Roma M. (Eds). Large-Scale Nonlinear Optimization (2006), Springer, NY 255-297
16. Girlando G., Ragonese E., and Palmisano G. Silicon bipolar LNAs in the X and Ku bands. Analog Integr. Circuits Signal Process. 41 (2004) 119-127
17. Calhoun B.H., and Chandrakasan A.P. Static noise margin variation for sub-threshold SRAM in 65-nm CMOS. IEEE J. Solid-State Circuits 41 (2006) 1673-1679
18. N. Jayakumar, S.P. Khatri, A variation-tolerant sub-threshold design approach, in: 42nd DAC, 2005, pp. 716-719.
19. Rabaey J., Ammer J., Otis B., Burghardt F., Chee Y.H., Pletcher N., Sheets M., and Qin H. Ultra-low-power design. IEEE Circuits Devices Magazine 22 4 (2006) 23-29
20. A. Raychowdhury, B.C. Paul, S. Bhunia, K. Roy, Ultralow power computing with sub-threshold leakage: a comparative study of bulk and SOI technologies, in: Proc. Conf. DATE, 2006, pp. 856-861.
21. Srivastava A., Kachru T., and Sylvester D. Low-power design space exploration considering process variation using robust optimization. IEEE Trans. CAD 26 1 (2007) 67-79
22. B.C. Paul, A. Raychowdhury, K. Roy, Device optimization for ultra-low power digital sub-threshold operation, in: Proc. 2004 Int. Symp. on Low Power Electronics and Design, 2004, pp. 96-101.
23. Biondi T., Ciccazzo C., Cutello V., D'Antona S., Nicosia G., and Spinella S. Multi-objective evolutionary algorithms and pattern search methods for circuit design problems. J. Universal Comput. Sci. 12 4 (2006) 432-449
24. Cutello V., Narzisi G., Nicosia G., and Pavone M. An Immunological Algorithm Global Numerical Optimization vol. 3871 (2005), Springer, LNCS pp. 284-295
25. Anile A.M., Cutello V., Nicosia G., Rascunà R., and Spinella S. Comparison among evolutionary algorithms and classical optimization methods for circuit design problems. IEEE Congress on Evolutionary Computation, CEC 2005 vol. 1 (2005), IEEE Press pp. 765-772
26. Cutello V., Narzisi G., Nicosia G., and Pavone M. Clonal Selection Algorithms: A Comparative Case Study using Effective Mutation Potentials Vol. 3627 (2005), Springer, LNCS pp. 13-28