Application driven embedded system design: A face recognition case study

CASES'07: Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2007, Pages 103-114

  Ramani, Karthik ^a   Davis, Al ^a  

^a University of Utah   (United States)

Author keywords

Compilers; Domain specific architectures; Embedded systems; Face recognition; Instruction scheduling; Workload characterization

Indexed keywords

COMPUTER ARCHITECTURE; FACE RECOGNITION; LINEAR PROGRAMMING; PROBLEM SOLVING; PROGRAM COMPILERS; SYSTEMS ANALYSIS;

DATA ACCESS; DATA SCHEDULING; DOMAIN SPECIFIC ARCHITECTURES; INSTRUCTION SCHEDULINGS; WORKLOAD CHARACTERIZATION;

EMBEDDED SYSTEMS;

EID: 38849199579     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1289881.1289902     Document Type: Conference Paper

References (28)

1. C. Akturan and M. F. Jacome. Caliber: A software pipelining algorithm for clustered embedded VLIW processors. In Proceedings of the International Conference on Computer Aided Design (ICCAD), pages 112-118, 2001.
2. D. Burger and T. Austin. The Simplescalar Toolset, Version 2.0. Technical Report TR-97-1342, University of Wisconsin-Madison, June 1997.
3. N. Clark, H. Zhong, and S. Mahlke. Processor acceleration through automated instruction set customisation. In Proceedings of MICRO, 2003.
4. Colorado State University. Evaluation of face recognition algorithms. http://www.cs.colostate.edu/evalfacerec/, 2003.
5. W. Dally and P. Hanrahan. Merrimac: Supercomputing with Streams. In Supercomputing, 2003.
6. F. EisenBrand. Gomory-Chvatal Cutting Planes and the Elementary Closure of Polyhedra. PhD thesis, Saarland University, 2000.
7. R. Gonzalez and M. Horowitz. Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits, 31(9):1277-1284, Sept. 1996.
8. R. E. Gonzalez. Xtensa - A configurable and extensible processor. IEEE Micro, 20(2):60-70, /2000.
9. R. Haralick and L. Shapiro. Computer and Robot Vision, volume 1, chapter 5. Addison-Wesley Publishing Company, 1992.
10. A. Ibrahim. ACT: Adaptive Cellular Telephony Co-Processor. PhD thesis, University of Utah, December 2005.
11. D. Kastner and S. Winkel. Up based instruction scheduling for ia-64. In ACM SIGPLAN LCTES workshop, pages 145-154, 2001.
12. W. Lee, R. Barua, M. Frank, D. Srikrishna, J. Babb, V. Sarkar, and S. P. Amarasinghe. Space-time scheduling of instruction-level parallelism on a raw machine. In Architectural Support for Programming Languages and Operating Systems, pages 46-57, 1998.
13. R. Leupers. Instruction scheduling for clustered VLIW DSPs. In IEEE PACT, pages 291-300, 2000.
14. B. Mathew, A. Davis, and R. Evans. A characterization of visual feature recognition. In Proceedings of the IEEE 6th Annual Workshop on Workload Characterization (WWC-6), pages 3-11, October 2003.
15. B. K. Mathew. The Perception Processor. PhD thesis, University of Utah, August 2004.
16. H. Park, K. Fan, M. Kudlur, and S. Mahlke. Modulo Graph Embedding: Mapping Applications onto Coarse-Grained Reconfigurable Architectures. In CASES, October 2006.
17. P. Phillips, H. Moon, S. Rizvi, and P. Rauss. The feret evaluation methodology for face-recognition algorithms. In T-PAMI, volume 22, pages 1090-1104, October 2000.
18. L. Pozzi and P. Ienne. Exploiting Pipeline to Relax Register-File Port Constraints of Instruction Set Extensions. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, pages 2-10, September 2005.
19. B. R. Rau. Iterative modulo scheduling: an algorithm for software pipelining loops. In Proceedings of the 27th Annual International Symposium on Microarchitecture, pages 63-74. ACM Press, 1994.
20. S. Rixner, W. J. Dally, U. J. Kapasi, B. Khailany, A. Lopez-Lagunas, P. R. Mattson, and J. D. Owens. A bandwidth-efficient architecture for media processing. In International Symposium on Microarchitecture, pages 3-13, 1998.
21. H. A. Rowley, S. Baluja, and T. Kanade. Neural network-based face detection. IEEE Transactions on Pattern Analysis and Machine Intelligence, 20(1):23-38, 1998.
22. R. E. Schapire. The boosting approach to machine learning: An overview. In In MSRI Workshop on Nonlinear Estimation and Classification, 2002.
23. M. S. Schlansker and B. R. R. Cover. EPIC: Explicitly parallel instruction computing. Computer, 33(2):37-45, 2000.
24. M. D. Smith, M. Lam, and M. A. Horowitz. Boosting beyond static scheduling in a superscalar processor. In Proceedings of the 17th Annual Symposium on Computer Architecture, pages 344-354, 1990.
25. P. Viola and M. Jones. Rapid object detection using a boosted cascade of simple features. In IEEE Computer Society Conference on Computer Vision and Pattern Recognition, Dec. 2001.
26. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal. Baring it all to software: Raw machines. IEEE Computer, 30(9):86-93, 1997.
27. L. Wiskott, J. Fellous, N. Kruger, and C. Malsburg. Face Recognition by Elastic Bunch Graph Matching. Technical Report 96-08, Ruhr-Universitat Bochum, April 1996.
28. W.Zhao, R. Chellappa, and A. Krishnaswamy. Discriminant analysis of principal components for face recognition. In International Conference on Face and Gesture Recognition, April 1998.