ILP-based instruction scheduling for IA-64

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 36, Issue 8, 2001, Pages 145-154

  Kästner, Daniel ^a   Winkel, Sebastian ^a  

^a SAARLAND UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 2942747557     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/384196.384217     Document Type: Article

References (25)

1. D. Kästner, Retargetable Code Optimisation by Integer Linear Programming. PhD thesis, Saarland University, 2000.
2. E. Johnson, G. Nemhauser, and M. Savelsbergh, "Progress in Integer Programming: An Exposition," Tech. Rep. LEC-97-02, Georgia Institute of Technology, School of Industrial and Systems Engineering, Atlanta, CA 30332-0205, Jan. 1997. http://tli.isye.gatech.edu/reports.html.
3. M. Garey and D. Johnson, Computers and Intractability. A Guide to the Theory of NP-Completeness. Freemann and Company, 1979.
4. S. Chaudhuri, R. Walker, and J. Mitchell, "Analyzing and Exploiting the Structure of the Constraints in the ILP-Approach to the Scheduling Problem," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 2, pp. 456-471, Dec. 1994.
5. P. Eisenbrand, Gomory-Chvatal Cutting Planes and the Elementary Closure of Polyhedra. PhD thesis, Saarland University, 2000.
6. C. Gebotys and M. Elmasry, "Global Optimization Approach for Architectural Synthesis," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1266-1278, 1993.
7. C. Papadimitriou and K. Steiglitz, Combinatorial Optimisation, Algorithms and Complexity. Englewood Cliffs: Prentice-Hall, 1982.
8. G. Nemhauser and L. Wolsey, "Integer Programming," in Handbooks in Operations Research and Management Science (G. Nemhauser, A. R. Kan, and M. Todd, eds.), ch. VI, pp. 447-527, Amsterdam; New York; Oxford: North-Holland, 1989.
9. D. Kästner and R. Wilhelm, "Operations Research Methods in Compiler Backends," Journal of Mathematical Communications, 1999.
10. Intel, http://www.intel.com/ia64, IA-64 Architecture Software Developer's Manual, Volume 1: IA-64 Application Architecture, Revision 1.1, July 2000.
11. Intel, http://www.intel.com/ia64, Itanium Processor Microarchitecture Reference for Software Optimization, Aug. 2000.
12. H. Sharangpani, "Itanium Processor Microarchitecture Overview," Microprocessor Forum (Slides), Oct. 1999.
13. C. Hwang, J. Lee, and Y. Hsu, "A Formal Approach to the Scheduling Problem in High Level Synthesis," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 10, no. 4, pp. 464-475, 1991.
14. A. Bachmann, M. Schöbinger, and L. Thiele, "Synthesis of Domain Specific Multiprocessor Systems including Memory Design," in VLSI Signal Processing VI, (New York), pp. 417-425, IEEE Press, 1993.
15. C. Gebotys and M. Elmasry, Optimal VLSI Architectural Synthesis. Kluwer Academic, 1992.
16. L. Zhang, SILP. Scheduling and Allocating with Integer Linear Programming. PhD thesis, Saarland University, 1996.
17. S. Arya, "An Optimal Instruction Scheduling Model for a Class of Vector Processors," IEEE Transactions on Computers, vol. C-34, Nov. 1985.
18. R. Leupers, Retargetable Code Generation for Digital Signal Processors. Kluwer Academic Publishers, 1997.
19. P. Marwedel and G. Goossens, Code Generation for Embedded Processors. Boston; London; Dortrecht: Kluwer, 1995.
20. M. Heffernan, J. Liu, and K. Wilken, "Optimal Instruction Scheduling Using Integer Programming," Proceedings of the ACM SIGPLAN 2000 Conference on Programming Language Design and Implementation, pp. 121-133, June 2000.
21. J. Bharadwaj and C. McKinsey, "Wavefront Scheduling: Path Based Data Representation and Scheduling of Subgraphs," Journal of Instruction-Level Parallelism, vol. 1, no. 6, pp. 1-6, 2000.
22. C. Ferdinand, Cache Behavior Prediction for Real-Time Systems. PhD thesis, Saarland University, 1997.
23. J. Park and M. Schlansker, "On Predicated Execution," Tech. Rep. HPL-91-58, Hewlett-Packard Laboratories, Palo Alto CA, May 1991.
24. J. Dehnert and R. Towle, "Compiling for the Cydra 5," The Journal of Supercomputing, vol. 1/2, pp. 181-228, May 1993.
25. J. Harrison, T. Kubaska, S. Story, and P. Tang, "The Computation of Transcendental Functions on the IA-64 Architecture," Intel Technology Journal, vol. Q4, 1999.