Hardware-software bipartitioning for dynamically reconfigurable systems

Hardware/Software Codesign - Proceedings of the International Workshop

Volumn , Issue , 2002, Pages 145-150

  Rakhmatov, Daler N ^a   Vrudhula, Sarma B K ^a  

^a University of Arizona   (United States)

Author keywords

Hardware software partitioning; Networks flows; Reconfigurable systems

Indexed keywords

ALGORITHMS; COMPUTER HARDWARE; COMPUTER SOFTWARE; COSINE TRANSFORMS; DATA PROCESSING; IMAGE COMPRESSION; ITERATIVE METHODS; OPTIMIZATION;

HARDWARE-SOFTWARE PARTITIONING; NETWORK FLOWS; RECONFIGURABLE SYSTEMS;

COMPUTER ARCHITECTURE;

EID: 0036045932     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774789.774819     Document Type: Conference Paper

References (14)

1. Maximum concurrent flows and minimum cuts
2. Recent directions in netlist partitioning: A survey
3. An evaluation of bipartitioning techniques
4. Network flow based circuit partitioning for time-multiplexed FPGAs
5. CORDS: Hardware-software co-synthesis of reconfigurable real-time distributed embedded systems
6. CRUSADE: Hardware/software cosynthesis of dynamically reconfigurable heterogeneous real-time distributed embedded systems
7. A system-level synthesis algorithms with guaranteed solution quality
8. Design methodology of a low-energy reconfigurable single-chip DSP system
9. A super-scheduler for reconfigurable systems
10. Hardware-software codesign for dynamically reconfigurable architectures
11. PACE: A dynamic programming algorithm for hardware/software partitioning
12. Modifying min-cut for hardware and software functional partitioning
13. Hardware-software co-design of embedded reconfigurable architectures