-
3
-
-
12344322543
-
Hardware-software cosynthesis for run-time incrementally reconfigurable FPGAs
-
ACM Press, Jan
-
B. Jeong, S. Yoo, S. Lee, and K.Choi. Hardware-software cosynthesis for run-time incrementally reconfigurable FPGAs. In Proc. of the Asia South Pacific Design Automation Conference, pages 169-174. ACM Press, Jan 2000.
-
(2000)
Proc. of the Asia South Pacific Design Automation Conference
, pp. 169-174
-
-
Jeong, B.1
Yoo, S.2
Lee, S.3
Choi, K.4
-
7
-
-
16244395784
-
Configuration bitstream compression for dynamically reconfigurable FPGAs
-
IEEE Computer Society Press, November
-
J. H. Pan, T. M. Weng, and F. Wong. Configuration bitstream compression for dynamically reconfigurable FPGAs. In International Conference on Computer Aided Design (ICCAD), pages 766-773. IEEE Computer Society Press, November 2004.
-
(2004)
International Conference on Computer Aided Design (ICCAD)
, pp. 766-773
-
-
Pan, J.H.1
Weng, T.M.2
Wong, F.3
-
8
-
-
33646940730
-
A hybrid prefetch scheduling heuristic to minimize at run-time the reconfiguration overhead of dynamically reconfigurable hardware
-
IEEE Computer Society Press, March
-
J. Resano, D. Mozos, and F. Catthoor. A hybrid prefetch scheduling heuristic to minimize at run-time the reconfiguration overhead of dynamically reconfigurable hardware. In Proc. of the Conference on Design, Automation and Test in Europe, pages 106-111. IEEE Computer Society Press, March 2005.
-
(2005)
Proc. of the Conference on Design, Automation and Test in Europe
, pp. 106-111
-
-
Resano, J.1
Mozos, D.2
Catthoor, F.3
-
9
-
-
4444369634
-
Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware
-
ACM Press, June
-
J. Resano, D. Mozos, D. Verkest, F. Catthoor, and S. Vernalde. Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware. In Proc. of the 41st Annual Design Automation Conference, pages 119-124. ACM Press, June 2004.
-
(2004)
Proc. of the 41st Annual Design Automation Conference
, pp. 119-124
-
-
Resano, J.1
Mozos, D.2
Verkest, D.3
Catthoor, F.4
Vernalde, S.5
-
10
-
-
21144456346
-
Run-time minimization of reconfiguration overhead in dynamically reconfigurable systems
-
Proc. of the 13th International Conference Field-Programmable Logic and Applications FPL, of, Springer Verlag, September
-
J. Resano, D. Mozos, D. Verkest, S. Vernalde, and F. Catthoor. Run-time minimization of reconfiguration overhead in dynamically reconfigurable systems. In Proc. of the 13th International Conference Field-Programmable Logic and Applications (FPL), volume 2778 of LNCS, pages 585-594. Springer Verlag, September 2003.
-
(2003)
LNCS
, vol.2778
, pp. 585-594
-
-
Resano, J.1
Mozos, D.2
Verkest, D.3
Vernalde, S.4
Catthoor, F.5
-
11
-
-
35248889947
-
Low-energy data management for different on-chip memory levels in multi-context reconfigurable architectures
-
IEEE Computer Society Press, March
-
M. Sanchez-Elez, M. Fernandez, M. Anido, H. Du, N. Bagherzadeh, and R. Hermida. Low-energy data management for different on-chip memory levels in multi-context reconfigurable architectures. In Proc. of the Conference on Design, Automation and Test in Europe (DATE), pages 36-41. IEEE Computer Society Press, March 2003.
-
(2003)
Proc. of the Conference on Design, Automation and Test in Europe (DATE)
, pp. 36-41
-
-
Sanchez-Elez, M.1
Fernandez, M.2
Anido, M.3
Du, H.4
Bagherzadeh, N.5
Hermida, R.6
-
12
-
-
84962312624
-
Hardware-software co-synthesis of low power real-time distributed embedded systems with dynamically reconfigurable FPGAs
-
IEEE Computer Society Press, January
-
L. Shang and N. K. Jha. Hardware-software co-synthesis of low power real-time distributed embedded systems with dynamically reconfigurable FPGAs. In Proc. of the International Conference on VLSI Design, pages 345-352. IEEE Computer Society Press, January 2002.
-
(2002)
Proc. of the International Conference on VLSI Design
, pp. 345-352
-
-
Shang, L.1
Jha, N.K.2
-
13
-
-
84997196860
-
Blocking-aware processor voltage scheduling for real-time tasks
-
May
-
F. Zhang and S. T. Chanson. Blocking-aware processor voltage scheduling for real-time tasks. A CM Transactions on Embedded Computing Systems, 3(2):307-335, May 2004.
-
(2004)
A CM Transactions on Embedded Computing Systems
, vol.3
, Issue.2
, pp. 307-335
-
-
Zhang, F.1
Chanson, S.T.2
|