Low energy data management for different on-chip memory levels in multi-context reconfigurable architectures

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 36-41

  Sanchez Elez M ^a   Fernandez M ^a   Anido, M ^b   Du, H ^c   Bagherzadeh, N ^c   Hermida, R ^a  

^a UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^b FEDERAL UNIVERSITY OF RIO DE JANEIRO   (Brazil)

^c University of California at Irvine   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA SCHEDULING; DATA STORAGE; DSP APPLICATION; DYNAMIC RE-CONFIGURATION; ENERGY DATA MANAGEMENTS; ON CHIP MEMORY; ON CHIPS; REDUCE ENERGY CONSUMPTION;

DYNAMIC MODELS; ENERGY UTILIZATION; EXHIBITIONS; INFORMATION MANAGEMENT; RECONFIGURABLE ARCHITECTURES; SCHEDULING;

DIGITAL STORAGE;

EID: 35248889947     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253584     Document Type: Conference Paper

References (18)

1. S. Brown, J. Rose. Architecture of FPGAs and CLPDs: A Tutorial, IEEE Design and Test of Computer, Vol. 13, No 2, pp. 42-57, 1996
2. E. Tau, D. Chen, I. Eslick, J. Brown and A. De Hon, A First Generation DPGA Implementation, FDP?95, Canadian Workshop of Field-Programmable Devices, May 29-Jun 1, 1995
3. H. Singh, M. Lee, G. Lu, F. Kurdahi, et al,-MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications, IEEE Transactions on Computers, pp. 465-481, Vol. 49, No. 5, May, 2000
4. M. Meiner, S.Grimm, W. Straer, et al, Parallel Volume Rendering on a Single-Chip SIMD Architercture, IEEE Symposium on Parallel and Large-Data Visuallization and Graphics, San Diego, Ca, October, 2001
5. S. Sohoni, R. Min, Z. Xu, Y. Hu. A study of memory system performance of multimedia applications, SIGMETRICS Performance 2001, pp. 206-215
6. R. Maestre, F. Kurdahi, et al. Kernel Scheduling in Reconfigurables Architectures, DATE Proceedings pp 90-96, 1999
7. R. Maestre, F. J. Kurdahi, M. Fernandez, et al. Configuration Management in Multi-Context Reconfigurable Systems for Simultaneous Performance and Power Optimizations, ISSS Proceedings, pp. 107-113, 20-22 September 2000
8. M. Sanchez-Elez, M. Fernández, et al. A Complete Data Scheduler for Multi-Context Reconfigurable Architectures DATE Proceedings, Paris, France, pp. 547-552 March 2002
9. Panda, P., R. Catthoor, F., Dutt, N. D., Danckaert et al. Data and Memory Optimization Techniques for Embedded Systems, ACM Transactions on Design Automation of Electronic Systems. Vol. 6, Iss. 2. Apr. 2001
10. S. Wuytack, F. Catthoor, et al. Global communication and memory optimizing transformations for low power design, in Proc. IWLPD-94: Int. Workshop on Low Power Design, Napa Valley, CA, Apr. 1994, pp. 203-208
11. M. Kaul, R. Vemuri, et al. An Automated Temporal Partitioning and Loop Fission approach for FPGA based reconfigurable synthesis of DSP applications Proc. 36th Design automation conference, 1999, Pages 616-622
12. A. Jantsch, P. Ellervee, A. Hemani, et al. Hardaware-Software Partitioning and Minimizing Memory Interface Traffic, DATE Proceedings, 1994, Pages 226-231
13. P.R. Wilson, M.S. Johnstone, M Neely, and D Boles Dynamic Storage Application A Survey and Critical Review IWMM 1995: 1-116
14. M. B. Kamble and K. Ghose, Analytical Energy Dissipation Models for Low Power Caches, ACM/IEEE International Symposium on Microarchitecture, pp 184-193, Research triangle Park, NC, December 1997
15. J. Kin, M. Gupta and W. H. Mangione-Smith, The Filter Cache: An Energy Efficient Memory Structure, MICRO-97: International Symposium on Microarchitecture, pp 184-193, Research Triangle Park, NC, December 1997
16. W. Cheng, M. Pedram, Low Power Techniques for Address Encoding and Memory Allocation, Procc. of Asia and South Pacific DAC, Jan. 2001, pp. 245-250
17. P. Van Oostende, G. Van Wauve, Low Power design: A gated-clock strategy Low Power Workshop, Ulm, Germany, Sep.?94
18. A. Glassner. An Introduction to Ray Tracing. Academic Press, 1989