Run-time minimization of reconfiguration overhead in dynamically reconfigurable systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2778, Issue , 2003, Pages 585-594

  Resano, Javier ^a   Mozos, Daniel ^a   Verkest, Diederik ^b,c,d   Vernalde, Serge ^b   Catthoor, Francky ^b,d  

^a UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^b IMEC   (Belgium)

^c VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

^d UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ECONOMIC AND SOCIAL EFFECTS; ENERGY UTILIZATION; RECONFIGURABLE HARDWARE;

DYNAMICALLY RECONFIGURABLE SYSTEMS; MULTI-PROCESSOR PLATFORMS; PREFETCHING TECHNIQUES; RECONFIGURATION CAPABILITY; RECONFIGURATION LATENCY; RECONFIGURATION OVERHEAD; RUN-TIME PERFORMANCE; TASK CONCURRENCY MANAGEMENT;

EMBEDDED SYSTEMS;

EID: 21144456346     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-45234-8_57     Document Type: Article

References (11)

1. R. Maestre et al., "Configuration Management in Multi-Context Reconfigurable Systems for Simultaneous Performance and Power Optimizations", ISSS'00, pp 107-113, 2000.
2. M. Sánchez-Elez et al "Low-Energy Data Management for Different On-Chip Memory Levels in Multi-Context Reconfigurable Architectures". DATE'03, pp. 36-41, 2003.
3. M. Wan et al. "Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System", Journal of VLSI Signal Processing 28, pp. 47-61, 2001.
4. A. D. Garcia et al., "Reducing the power Consumption in FPGAs with keeping a high Performance Level", WVLSI00, pp 47-52, 2002.
5. Li Shang et al., "Hw/Sw Co-synthesis of Low Power Real-Time Distributed Embedded Systems with Dynamically Reconfigurable FPGAs", ASP-DAC'02, pp. 345-360, 2002.
6. T. Marescaux et al.,"Interconnection Network enable Fine-Grain Dynamic Multi-Tasking on FPGAs", FPL'02, pp. 795-805, 2002.
7. P. Yang et al., "Energy-Aware Runtime Scheduling for Embedded-Multiprocessors SOCs", IEEE Journal on Design&Test of Computers, pp. 46-58, 2001.
8. P. Marchai et al, "Matador, an Exploration Environment for System-Design", Journal of Circuits, Systems and Computers, Vol. 11, No. 5, pp. 503-535, 2002.
9. P. Yang et al, "Managing Dynamic Concurrent Tasks in Embedded Real-Time Multimedia systems", ISSS'02, pp. 112-119, 2002.
10. Z. Li and S. Hauck, "Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation" Int'l Symp. FPGAs, pp. 187-195, 2002.
11. R.P. Dick et al, "TGFF: Task Graphs for Free", Int'l Workshop HW/SW Codesign, pp. 97-101, 1998.