FFTC: Fastest fourier transform for the IBM cell broadband engine

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4873 LNCS, Issue , 2007, Pages 172-184

  Bader, David A ^a   Agarwal, Virat ^a  

^a Georgia Institute of Technology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANIMATION; BROADBAND NETWORKS; COMPUTATIONAL COMPLEXITY; MICROPROCESSOR CHIPS; PROGRAM PROCESSORS; SEARCH ENGINES;

BROADBAND ENGINES; INTENSIVE GAMING; SYNERGISTIC PROCESSOR ELEMENTS (SPE);

FAST FOURIER TRANSFORMS;

EID: 38349070178     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-77220-0_19     Document Type: Conference Paper

References (19)

1. Agarwal, R.C., Cooley, J.W.: Vectorized mixed radix discrete Fourier transform algorithms. Proc. of the IEEE 75(9), 1283-1292 (1987)
2. Ashworth, M., Lyne, A.G.: A segmented FFT algorithm for vector computers. Parallel Computing 6(2), 217-224 (1988)
3. Averbuch, A., Gabber, E., Gordissky, B., Medan, Y.: A parallel FFT on an MIMD machine. Parallel Computing 15, 61-74 (1990)
4. Bailey, D.H.: A high-performance FFT algorithm for vector supercomputers. Intl. Journal of Supercomputer Applications 2(1), 82-87 (1988)
5. Chen, T., Raghavan, R., Dale, J., Iwata, E.: Cell Broadband Engine Architecture and its first implementation. Technical Report (November 2005)
6. Chow, A.C., Fossum, G.C., Brokenshire, D.A.: A Programming Example: Large FFT on the Cell Broadband Engine. In: GSPx. Tech. Conf. Proc. of the Global Signal Processing Expo. (2005)
7. Cico, L., Cooper, R., Greene, J.: Performance and Programmability of the IBM/Sony/Toshiba Cell Broadband Engine Processor. White paper (2006)
8. IBM Corporation. Cell Broadband Engine technology, http://www.alphaworks. ibm.com/topics/cell
9. IBM Corporation. The Cell project at IBM Research, http://www.research. ibm.com/cell/home.html
10. Flachs, B., et al.: A streaming processor unit for a Cell processor. In: International Solid State Circuits Conference, San Fransisco, CA, USA, vol. 1, pp. 134-135 (February 2005)
11. Frigo, M., Johnson, S.G.: FFTW on the Cell Processor (2007), http://www.fftw.org/cell/index.html
12. Hofstee, H.P.: Cell Broadband Engine Architecture from 20,000 feet. Technical Report (August 2005)
13. Hofstee, H.P.: Real-time supercomputing and technology for games and entertainment (keynote talk). In: Proc. SC, Tampa, FL (November 2006)
14. Jacobi, C., Oh, H.-J., Tran, K.D., Cottier, S.R., Michael, B.W., Nishikawa, H., Totsuka, Y., Namatame, T., Yano, N.: The vector floating-point unit in a synergistic processor element of a Cell processor. In: Proc. 17th IEEE Symposium on Computer Arithmetic (ARITH 2005), Washington, DC, USA, pp. 59-67. IEEE Computer Society Press, Los Alamitos (2005)
15. Kahle, J.A., Day, M.N., Hofstee, H.P., Johns, C.R., Maeurer, T.R., Shippy, D.: Introduction to the Cell multiprocessor. IBM J. Res. Dev. 49(4/5), 589-604 (2005)
16. Kistler, M., Perrone, M., Petrini, F.: Cell multiprocessor communication network: Built for speed. IEEE Micro 26(3), 10-23 (2006)
17. Pham, D., et al.: The design and implementation of a first-generation Cell processor. In: International Solid State Circuits Conference, San Fransisco, CA, USA, vol. 1, pp. 184-185 (February 2005)
18. Sony Corporation. Sony release: Cell architecture, http://www.scei.co.jp/
19. Williams, S., Shalf, J., Oliker, L., Kamil, S., Husbands, P., Yelick, K.: The potential of the Cell processor for scientific computing. In: Proc. 3rd Conference on Computing Frontiers (CF 2006), pp. 9-20. ACM Press, New York (2006)