The Vector Floating-Point Unit in a Synergistic Processor Element of a CELL Processor

Proceedings - Symposium on Computer Arithmetic

Volumn , Issue , 2005, Pages 59-67

  Mueller, Silvia M ^a   Jacobi, Christian ^a   Oh, Hwa Joon ^b   Tran, Kevin D ^b   Cottier, Scott R ^b   Michael, Brad W ^b   Nishikawa, Hiroo ^c   Totsuka, Yonetaro ^d   Namatame, Tatsuya ^e   Yano, Naoka ^e   Machida, Takashi ^e   Dhong, Sang H ^b  

^a IBM   (Germany)

^b IBM   (United States)

^c IBM JAPAN LTD   (Japan)

^d Sony Computer Entertainment Inc   (United States)

^e TOSHIBA CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

DOUBLE PRECISION OPERATIONS; FLOATING-POINT UNIT; INTEGER OPERATIONS; SYNERGISTIC PROCESSOR ELEMENT;

COMPUTER ARCHITECTURE; INTEGER PROGRAMMING; NATURAL FREQUENCIES; OPTIMIZATION;

PROGRAM PROCESSORS;

EID: 27944446098     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. The IBM PowerPC Architecture: A New Family of RISC Processors. Morgan Kaufmann Publishers, 1993.
2. K. Diefendorff, P. Dubey, R. Chochsprung, et al. AltiVec(tm) Technology: Accelerating Media Processing Across the Spectrum. In HOTCHIPS 10, 1998.
3. P. M. Farmwald. On the Design of High Performance Digital Arithmetic Units. PhD thesis, Stanford University, 1981.
4. B. Flachs, S. Asano, S. H. Dhong, et al. The Microachitecture of the Streaming Processor for a CELL Processor. 2005. IEEE International Solid-State Circuits Conference (ISSCC), paper 7.4.
5. T. N. Hicks, R. E. Fry, and P. E. Harvey. POWER2 floating-point unit: Architecture and implementation. IBM Journal of Research and Development, 38(5):525-536, Sept. 1994.
6. E. Hokenek and R. K. Montoye. Leading-zero anticipator (lza) in the ibm rise system/6000 floating point execution unit. IBM Journal of Researh and Development, 34(1), 1990.
7. N. Ide, M. Hirano, Y. Endo, et al. 2.44-GFLOPS 300-MHz Floating-Point Vector-Processing Unit for High-Performance 3-D Graphics Computing. IEEE Journal of Solid-State Circuits, 35(7), 2000.
8. Institute of Electrical and Electronics Engineers. ANSI/IEEE standard 754-1985, IEEE Standard for Binary Floating-point Arithmetic, 1985.
9. R. M. Jessani and C. H. Olson. The floating-point unit of the PowerPC 603e microprocessor. IBM Journal of Research & Development, 40(5), 1996.
10. A. Kunimatsu, N. Ide, T. Sato, et al. Vector Unit Architecture for Emotion Synthesis. IEEE Micro, 20(2), 2000.
11. T. Lang and J. Bruguera. Floating-point fused multiply-add wth reduced latency. In IEEE Conference on Computer Design(ICCD), 2002.
12. B. Minor. Personal communication.
13. R. K. Montoye, E. Hokenek, and S. L. Runyon. Design of the IBM RISC System/6000 floating-point execution unit. IBM Journal of Research & Development, 34(1), 1990.
14. S. Oberman, G. Favor, and F. Weber. Amd 3dnow! technology: Architecture and implementation. IEEE Micro, 19(2), 1999.
15. H.-J. Oh, S. M. Mueller, C. Jacobi, et al. A Fully-Pipelined Single-Precision Floating Point Unit in the Synergistic Processor Element of a CELL Processor. 2005. IEEE VLSI Conference, paper 2.4.
16. D. Pham, S. Asano, M. Bolliger, M. N. Day, et al. The Design and Implementation of a First-Generation CELL Processor. 2005. IEEE International Solid-State Circuits Conference (ISSCC), paper 10.2.
17. N. J. Rohrer, M. Canada, E. Cohen, et al. PowerPC 970 in 130nm and 90nm Technologies. In IEEE International Solid-State Circuits Conference (ISSCC), 2004.
18. E. M. Schwarz, M. S. Schmookler, and S. D. Trong. Hardware implementations of denormalized numbers. In IEEE Symposium on Computer Arithmetic (Arith 16), 2003.
19. P.-M. Seidel. Multiple path ieee floating-point multiply accumulate. In 46th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), 2003.
20. S. Thakkar and T. Huff. The Internet Streaming SIMD Extensions. Intel Technology Journal, Q2, 1999.