A 1-V 9.7-mW CMOS frequency synthesizer for IEEE 802.11a transceivers

IEEE Transactions on Microwave Theory and Techniques

Volumn 56, Issue 1, 2008, Pages 39-48

  Leung, Lincoln Lai Kan ^a   Luong, Howard C ^b  

^a CHINESE UNIVERSITY OF HONG KONG   (Hong Kong)

^b HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

Frequency divider; Frequency synthesizer; Low power; Low voltage; Transformer; Voltage controlled oscillator (VCO)

Indexed keywords

CMOS INTEGRATED CIRCUITS; FREQUENCY DIVIDING CIRCUITS; POWER TRANSFORMERS; TRANSCEIVERS; VARIABLE FREQUENCY OSCILLATORS; WIRELESS LOCAL AREA NETWORKS (WLAN);

LOW VOLTAGE OPERATION; PROGRAMMABLE DIVIDERS;

FREQUENCY SYNTHESIZERS;

EID: 38149126392     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2007.911980     Document Type: Article

References (18)

1. Information technology-Telecommunications and Information Exchange Between Systems-Local and Metivpolitan Area Networks-Specific Requirements: Part II: WLAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications (Amendment I: High-Speed Physical Layer in the. 5 GHz Band), IEEE Standard 802.11a-1999, 1999, pp. i-83.
2. M. Zargari et al., "A 5 GHz CMOS transceiver for IEEE 802.11a WLAN systems," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1688-1694, Dec. 2002.
3. M.Terrovitis et al., "A 3.2 to 4 GHz, 0.25μm CMOS frequency synthesizer for IEEE 802.11a/b/g WLAN," in IEEE Int. Solid-State Circuits Conf. Tech. Dig. Tech., Feb. 2004, pp. 98-515.
4. G. Leung and H. C. Luong, "A 1-V 5.2-GHz 27.5-mW fully-integrated CMOS WLAN synthesizer," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1873-1882, Nov. 2004.
5. L. Leung and H. C. Luong, "A 1-V 9.7-mW CMOS frequency synthesizer for WLAN 802.11a transceivers," in VLSI Circuits Symp. Tech. Dig., Jun. 2005, pp. 252-255.
6. J. R. Anderson, "Design of a low-voltage 5 to 6 GHz voltage controlled oscillator for the 802.11 applications," Appl. Microw. Wireless, pp. 24-38, Apr. 2002.
7. A. Hajimiri and T. H. Lee, "A general theory of phase noise in electrical oscillators," IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 179-194, Feb. 1998.
8. K. Kwok and H. C. Luong, "Ultra-low-voltage high-performance CMOS VCOs using transformer feedback," IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 652-660, Mar. 2005.
9. E. Hegazi, H. Sjoland, and A. A. Abidi, "A filtering technique to lower LC oscillator phase noise," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1921-1930, Dec. 2001.
10. A. Ng, G. Leung, K. Kwok, L. Leung, and H. C. Luong, "A 1-V 24-GHz 17.5-mW phase-locked loop in a 0.18-μm CMOS process," IEEEJ. Solid-State Circuits, vol. 41, no. 6, pp. 1236-1244, Jun. 2006.
11. J. Craninckx and M. S. J. Steyaert, "A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-μm CMOS," IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 890-897, Jul. 1996.
12. N. Krishnapura and P. R. Kinget, "A 5.3-GHz programmable divider for HiPerLAN in 0.25-μm CMOS," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1019-1024, Jul. 2000.
13. K. Shu and E. Sanchez-Sinencio, "A 5-GHz prescaler using improved phase switching," in IEEE Int. Circuits Syst. Symp., 2002, vol. 3, pp. 85-88.
14. K. Shibata, K. Hatori, Y. Tokumitsu, and H. Komizo, "Microstrip spiral directional coupler," IEEE Trans. Microw. Theory Tech., vol. MTT-29, no. 7, pp. 680-689, Jul. 1981.
15. L. Leung et al., "A 1-V 86-mW-RX 53-mW-TX single-chip CMOS transceiver for WLAN IEEE 802.11a," IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 1986-1998, Sep. 2007.
16. N. Pavlovic et al., "A 10 GHz frequency synthesizer for 802.11a in 0.18 μm CMOS," in Prvc. 30th Eur. Solid-State Circuits Conf., 2004, pp. 367-370.
17. Lang et al., "Design and development of a 5.25 GHz software defined wireless OFDM communication platform," IEEE Commun. Mag., vol. 42, pp. S6-S12, Jun. 2004.
18. F. Herzel and M. Piz, "System-level simulation of a noisy phase-locked loop," in Proc. 13th Eur. Gallium A rsenide and Other Compound Semiconduct. Applicat. Symp., Oct. 2005, pp. 193-196.