-
1
-
-
0012336727
-
Ultradense hybrid SET/FET dynamic RAM: Feasibility of background-charge-independent room-temperature single-electron digital circuits
-
K. K. Likharev and A. N. Korotkov, "Ultradense hybrid SET/FET dynamic RAM: Feasibility of background-charge-independent room-temperature single-electron digital circuits," in Proc. 1995 Int. Semicond. Device Res. Symp., pp. 335-358.
-
Proc. 1995 Int. Semicond. Device Res. Symp
, pp. 335-358
-
-
Likharev, K.K.1
Korotkov, A.N.2
-
2
-
-
0033320539
-
Challenge and prospects for silicon SET/FET hybrid circuits
-
A. Toriumi, K. Uchida, R. Ohba, and J. Koga, "Challenge and prospects for silicon SET/FET hybrid circuits," Phys. B, vol. 272, pp. 522-526, 1999.
-
(1999)
Phys. B
, vol.272
, pp. 522-526
-
-
Toriumi, A.1
Uchida, K.2
Ohba, R.3
Koga, J.4
-
3
-
-
15844381591
-
SOI single-electron transistor with low RC delay for logic cells and SET/FET hybrid ICs
-
Mar
-
K. S. Park, S.-J. Kim, L-B. Baek, W.-H. Lee, J.-S. Kang, Y.-B. Jo, S. D. Lee, C.-K. Lee, J.-B. Choi, J.-H. Kim, K.-H. Park, W.-J. Cho, M.-G. Jang, and S.-J. Lee, "SOI single-electron transistor with low RC delay for logic cells and SET/FET hybrid ICs," IEEE Trans. Nanotechnol., vol. 4, pp. 242-248, Mar. 2005.
-
(2005)
IEEE Trans. Nanotechnol
, vol.4
, pp. 242-248
-
-
Park, K.S.1
Kim, S.-J.2
Baek, L.-B.3
Lee, W.-H.4
Kang, J.-S.5
Jo, Y.-B.6
Lee, S.D.7
Lee, C.-K.8
Choi, J.-B.9
Kim, J.-H.10
Park, K.-H.11
Cho, W.-J.12
Jang, M.-G.13
Lee, S.-J.14
-
4
-
-
2442431101
-
Large Coulomb blockade oscillations at room temperature in ultranarrow wire channel MOSFETs formed by slight oxidation process
-
Dec
-
M. Saitoh, T. Murakami, and T. Hiramoto, "Large Coulomb blockade oscillations at room temperature in ultranarrow wire channel MOSFETs formed by slight oxidation process," IEEE Trans. Nanotechnol., vol. 2, pp. 241-245, Dec. 2003.
-
(2003)
IEEE Trans. Nanotechnol
, vol.2
, pp. 241-245
-
-
Saitoh, M.1
Murakami, T.2
Hiramoto, T.3
-
5
-
-
22244482198
-
Silicon single-electron quantum-dot transistor switch operating at room, temperature
-
Mar
-
L. Zhuang, L. Guo, and S. Y. Chou, "Silicon single-electron quantum-dot transistor switch operating at room, temperature," Appl. Phys. Lett., vol. 72, pp. 1205-1207, Mar. 1998.
-
(1998)
Appl. Phys. Lett
, vol.72
, pp. 1205-1207
-
-
Zhuang, L.1
Guo, L.2
Chou, S.Y.3
-
6
-
-
33947319666
-
Single-electron transistors with wide operating temperature range
-
Mar
-
C. Dubuc, J. Beauvais, and D. Drouin, "Single-electron transistors with wide operating temperature range," Appl. Phys. Lett., vol. 90, p. 113104, Mar. 2007.
-
(2007)
Appl. Phys. Lett
, vol.90
, pp. 113104
-
-
Dubuc, C.1
Beauvais, J.2
Drouin, D.3
-
7
-
-
2542490432
-
Fabrication and room-temperature characterization of a silicon self-assembled quantum-dot transistor
-
Nov
-
B. H. Choi, S. W. Hwang, I. G. Kim, H. C. Shin, Y. Kim, and E. K. Kim, "Fabrication and room-temperature characterization of a silicon self-assembled quantum-dot transistor," Appl. Phys. Lett., vol. 73, pp. 3129-3131, Nov. 1998.
-
(1998)
Appl. Phys. Lett
, vol.73
, pp. 3129-3131
-
-
Choi, B.H.1
Hwang, S.W.2
Kim, I.G.3
Shin, H.C.4
Kim, Y.5
Kim, E.K.6
-
9
-
-
21544444472
-
Offset masks for lift-off photoprocessing
-
Sep
-
G. J. Dolan, "Offset masks for lift-off photoprocessing," Appl. Phys. Lett., vol. 31, pp. 337-339, Sep. 1977.
-
(1977)
Appl. Phys. Lett
, vol.31
, pp. 337-339
-
-
Dolan, G.J.1
-
10
-
-
0001623578
-
2 with electron beam, irradiation through a sacrificial layer
-
Nov
-
2 with electron beam, irradiation through a sacrificial layer," Appl. Phys. Lett., vol. 57, pp. 2271-2273, Nov. 1990.
-
(1990)
Appl. Phys. Lett
, vol.57
, pp. 2271-2273
-
-
Allee, D.R.1
Broers, A.N.2
-
11
-
-
22044436010
-
The use of Si-based resist system, and Ti electrode for the fabrication, of sub-10 nm metal-insulator tunnel junctions
-
May/Jun
-
T. Wada, S. Harachi, K. Ishii, H. Hiroshima, M. Komuro, and S. M. Gorwadkar, "The use of Si-based resist system, and Ti electrode for the fabrication, of sub-10 nm metal-insulator tunnel junctions," J. Vac. Sci. Technol. A, vol. 16, pp. 1430-1434, May/Jun. 1998.
-
(1998)
J. Vac. Sci. Technol. A
, vol.16
, pp. 1430-1434
-
-
Wada, T.1
Harachi, S.2
Ishii, K.3
Hiroshima, H.4
Komuro, M.5
Gorwadkar, S.M.6
-
12
-
-
34250679310
-
CASINO V2.42 - A fast and easy-to-use modeling tool for scanning electron microscopy and microanalysis users
-
May/Jun
-
D. Drouin, A. R. Couture, D. Joly, X. Tastet, V. Aimez, and R. Gauvin, "CASINO V2.42 - A fast and easy-to-use modeling tool for scanning electron microscopy and microanalysis users," Scanning, vol. 29, pp. 92-101, May/Jun. 2007.
-
(2007)
Scanning
, vol.29
, pp. 92-101
-
-
Drouin, D.1
Couture, A.R.2
Joly, D.3
Tastet, X.4
Aimez, V.5
Gauvin, R.6
-
13
-
-
0001327233
-
Fabrication of planar silicon transistor without photoresist
-
Sep
-
T. W. O'Keeffe and R. M. Handy, "Fabrication of planar silicon transistor without photoresist," Solid-State Electronics, vol. 11, pp. 261-266, Sep. 1967.
-
(1967)
Solid-State Electronics
, vol.11
, pp. 261-266
-
-
O'Keeffe, T.W.1
Handy, R.M.2
-
14
-
-
0000113067
-
-
B. Altshuler, P. Lee, and R. Webb, Eds. Amsterdam: Elsevier
-
D. V. Averin and K. K. Likharev, Mesoscopic Phenomena in Solids, B. Altshuler, P. Lee, and R. Webb, Eds. Amsterdam: Elsevier, 1991, pp. 173-271.
-
(1991)
Mesoscopic Phenomena in Solids
, pp. 173-271
-
-
Averin, D.V.1
Likharev, K.K.2
-
15
-
-
28844479025
-
Electrical characterization of tunnel insulator in metal/insulator tunnel transistors fabricated by atomic force microscope
-
Dec
-
F.-C. Chiu, S.-K. Fan, K.-C. Tai, J. Y. Lee, and Y.-C. Chou, "Electrical characterization of tunnel insulator in metal/insulator tunnel transistors fabricated by atomic force microscope," Appl. Phys. Lett., vol. 87, p. 243506, Dec. 2005.
-
(2005)
Appl. Phys. Lett
, vol.87
, pp. 243506
-
-
Chiu, F.-C.1
Fan, S.-K.2
Tai, K.-C.3
Lee, J.Y.4
Chou, Y.-C.5
-
16
-
-
0029489782
-
Comparison of experimental and theoretical results of room temperature operated single electron transistor made by STM/AFM nano-oxidation process
-
K. Matsumoto, M. Ishii, J.-I. Shirakashi, K. Segawa, Y. Oka, B. J. Vartanian, and J. S. Harris, "Comparison of experimental and theoretical results of room temperature operated single electron transistor made by STM/AFM nano-oxidation process," in International Election Device Meeting (IEDM) Tech. Dig. 1995, 1995, p. 363.
-
(1995)
International Election Device Meeting (IEDM) Tech. Dig. 1995
, pp. 363
-
-
Matsumoto, K.1
Ishii, M.2
Shirakashi, J.-I.3
Segawa, K.4
Oka, Y.5
Vartanian, B.J.6
Harris, J.S.7
-
17
-
-
0032483894
-
Preparation of titanium-oxide films by solid-state reactions of titanium/silicon-oxide/silicon structures
-
K. Yokota, T. Yamada, F. Miyashita, K. Hirai, H. Takano, and M. Kumagai, "Preparation of titanium-oxide films by solid-state reactions of titanium/silicon-oxide/silicon structures," Thin Solid Films, vol. 334, pp. 109-112, 1998.
-
(1998)
Thin Solid Films
, vol.334
, pp. 109-112
-
-
Yokota, K.1
Yamada, T.2
Miyashita, F.3
Hirai, K.4
Takano, H.5
Kumagai, M.6
-
18
-
-
36549104370
-
Properties of amorphous germanium tunnel barriers
-
G. A. Gibson and R. Meservey, "Properties of amorphous germanium tunnel barriers," J. Appl. Phys., vol. 58, pp. 1584-1596, 1985.
-
(1985)
J. Appl. Phys
, vol.58
, pp. 1584-1596
-
-
Gibson, G.A.1
Meservey, R.2
|