A RISC architecture extended by an efficient tightly coupled reconfigurable unit

ARC 2005 - International Workshop on Applied Reconfigurable Computing 2005

Volumn , Issue , 2005, Pages 41-49

  Vassiliadis, N ^a   Kavvadias, N ^a   Theodoridis, G ^a   Nikolaidis, S ^a  

^a ARISTOTLE UNIVERSITY OF THESSALONIKI   (Greece)

Author keywords

Coarse grain; RFU; RISP; Tightly coupled

Indexed keywords

COARSE GRAINS; COARSE-GRAIN RECONFIGURABLE; COMMUNICATION OVERHEADS; DEMONSTRATION APPLICATION; INSTRUCTION LEVEL PARALLELISM; RFU; RISP; TIGHTLY-COUPLED;

CLOSED LOOP CONTROL SYSTEMS; ENERGY UTILIZATION; RECONFIGURABLE ARCHITECTURES;

PIPELINE PROCESSING SYSTEMS;

EID: 38149034898     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. DeHon, A. and Wawrzynek, J., 1999, Reconfigurable Computing: What, Why, and Implications for Design Automation. DAC, pp. 610-615
2. Barat, F. and Lauwereins, R., 2000. Reconfigurable Instruction Set Processors: A Survey. IEEE International Workshop on Rapid System Prototyping, pp. 168-173
3. Hauser, J. R. and Wawrzynek, J., 1997. Garp: a MIPS processor with a reconfigurable coprocessor. Proc. 1997 IEEE Symp. Field Programmable Custom Computing Machines, pp. 12-21.
4. Vassiliadis S. et al, 2001. The MOLEN ρμ-coded processor. Proc. 11th Int. Conf. Field Programmable Logic and Application (FPL), pp. 275-285.
5. Razdan R. and Smith M., 1994. A high-performance microarchitecture with hardware-programmable functional units. Proc. 27th Annu. Int. Symp. Microarchitecture, pp. 172-180.
6. Hauck S. et al., 1997. The Chimaera reconfigurable functional unit. Proc. IEEE Symp. FPGAs for Custom Computing Machines, pp. 87-96.
7. Kastrup B. et al. 1999. ConCISe: a compiler-driven CPLD-based instruction set accelerator. Proc. 7th Annu. IEEE Symp. Field-Programmable Custom Computing Machines, pp. 92-100.
8. Wittig R. and Chow P., 1996. OneChip: an FPGA processor with reconfigurable logic. Proc. IEEE Symp. Field-Programmable Custom Computing Machines, pp. 126-135.
9. Op de Beeck P. et al., 2001. CRISP: A Template for Reconfigurable Instruction Set Architectures. Proceeding of Field Programmable Logic, pp. 296-305.
10. Mei B. et al., 2003. ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix. Proceeding of Field Programmable Logic, pp. 61-70
11. Hennessy J. and Patterson D., 1991. Computer Architecture: A quantitative approach. Morgan Kaufmann
12. Smith M.D. and Holloway G., 2002. An introduction to Machine SUIF and its portable libraries for analysis and optimization. Technical report, 2.02.07.15 edition, Division of Engineering and Applied Sciences, Harvard University, USA
13. Alippi A. et al., 1999. A DAG-Based Design Approach for Reconfigurable VLIW Processors. IEEE International Conference on Design and Test in Europe, Munich, Germany, pp. 778-780.